Real-time systems are everywhere. When they are integrated into safety-critical systems, the verification of their properties becomes a crucial part. Besides the growth in complexity of the embedded systems, platforms are getting more and more heterogeneous. Being able to validate their non-functional properties is a complex and resource consuming task.
One of the main reasons is that currently available solutions focus on delivering precise estimation through tools that are highly dependent on the underlying platform as in order to provide precise and safe results, the architecture of the system must be take into account.
In this project we address these issues by developing a prototype that maintains a good level of precision while being adaptable to a variety of platforms by separating as much as possible the worst case execution time estimation stage from the hardware modeling aspects.
[1]
Anatol Slissenko,et al.
Simulation of Timed Abstract State Machines with Predicate Logic Model-Checking
,
2008,
J. Univers. Comput. Sci..
[2]
Pascal Sainrat,et al.
OTAWA, a Framework for Experimenting WCET Computations
,
2006
.
[3]
Kristina Lundqvist,et al.
The Timed Abstract State Machine Language: Abstract State Machines for Real-Time System Engineering
,
2008,
J. Univers. Comput. Sci..
[4]
Per Stenström,et al.
An Integrated Path and Timing Analysis Method based on Cycle-Level Symbolic Execution
,
1999,
Real-Time Systems.
[5]
Thomas Lundqvist,et al.
A WCET Analysis Method for Pipelined Microprocessors with Cache Memories
,
2002
.