The AXIOM Software Layers

People and objects will soon share the same digital network for information exchange in a world named as the age of the cyber-physical systems. The general expectation is that people and systems will interact in real-time. This poses pressure onto systems design to support increasing demands on computational power, while keeping a low power envelop. Additionally, modular scaling and easy programmability are also important to ensure these systems to become widespread. The whole set of expectations impose scientific and technological challenges that need to be properly addressed. The AXIOM project (Agile, eXtensible, fast I/O Module) will research new hardware/software architectures for cyber-physical systems to meet such expectations. The technical approach aims at solving fundamental problems to enable easy programmability of heterogeneous multi-core multi-board systems. AXIOM proposes the use of the task-based OmpSs programming model, leveraging low-level communication interfaces provided by the hardware. Modular scalability will be possible thanks to a fast interconnect embedded into each module. To this aim, an innovative ARM and FPGA-based board will be designed, with enhanced capabilities for interfacing with the physical world. Its effectiveness will be demonstrated with key scenarios such as Smart Video-Surveillance and Smart Living/Home (domotics).

[1]  Simon Monk,et al.  Programming Arduino Next Steps: Going Further with Sketches , 2013 .

[2]  Jan Langer,et al.  Heterogeneous tasking on SMP/FPGA SoCs: The case of OmpSs and the Zynq , 2013, 2013 IFIP/IEEE 21st International Conference on Very Large Scale Integration (VLSI-SoC).

[3]  Sally A. McKee,et al.  A multi-pronged approach to benchmark characterization , 2010, 2010 IEEE International Conference On Cluster Computing Workshops and Posters (CLUSTER WORKSHOPS).

[4]  Matthias S. Müller,et al.  Experiences u:;ing OpenMP based on Compiler Directed S ftware DSM on a PC Cluster , 2022 .

[5]  Yoav Etsion,et al.  Hybrid Dataflow/von-Neumann Architectures , 2014, IEEE Transactions on Parallel and Distributed Systems.

[6]  Lorenzo Verdoscia,et al.  A Clockless Computing System Based on the Static Dataflow Paradigm , 2014, 2014 Fourth Workshop on Data-Flow Execution Models for Extreme Scale Computing.

[7]  Eduard Ayguadé,et al.  Hierarchical Task-Based Programming With StarSs , 2009, Int. J. High Perform. Comput. Appl..

[8]  Jason Helge Anderson,et al.  LegUp: high-level synthesis for FPGA-based processor/accelerator systems , 2011, FPGA '11.

[9]  Paolo Faraboschi,et al.  An Introduction to DF-Threads and their Execution Model , 2014, 2014 International Symposium on Computer Architecture and High Performance Computing Workshop.

[10]  Andreas Göransson,et al.  Professional Android Open Accessory Programming with Arduino , 2013 .

[11]  Roberto Giorgi,et al.  A scalable thread scheduling co-processor based on data-flow principles , 2015, Future Gener. Comput. Syst..

[12]  Jin-Soo Kim,et al.  ParADE: An OpenMP Programming Environment for SMP Cluster Systems , 2003, ACM/IEEE SC 2003 Conference (SC'03).

[13]  Avi Mendelson,et al.  TERAFLUX: Harnessing dataflow in next generation teradevices , 2014, Microprocess. Microsystems.

[14]  Roberto Giorgi,et al.  Dynamic power reduction in self-adaptive embedded systems through benchmark analysis , 2014, 2014 3rd Mediterranean Conference on Embedded Computing (MECO).

[15]  R. Giorgi Transactional Memory on a Dataflow Architecture for Accelerating , 2015 .

[16]  Toni Cortes,et al.  PARAVER: A Tool to Visualize and Analyze Parallel Code , 2007 .

[17]  Avi Mendelson,et al.  A Fault Detection and Recovery Architecture for a Teradevice Dataflow System , 2011, 2011 First Workshop on Data-Flow Execution Models for Extreme Scale Computing.

[18]  Nam Ho,et al.  Enhancing an x86_64 multi-core architecture with data-flow execution support , 2015, Conf. Computing Frontiers.

[19]  Stefanos Kaxiras,et al.  Turning Centralized Coherence and Distributed Critical-Section Execution on their Head: A New Approach for Scalable Distributed Shared Memory , 2015, HPDC.

[20]  Paolo Faraboschi,et al.  Simulating a Multi-core x8664 Architecture with Hardware ISA Extension Supporting a Data-Flow Execution Model , 2014, 2014 2nd International Conference on Artificial Intelligence, Modelling and Simulation.

[21]  Eduard Ayguadé,et al.  Running OpenMP applications efficiently on an everything-shared SDSM , 2004, 18th International Parallel and Distributed Processing Symposium, 2004. Proceedings..

[22]  Lorenzo Verdoscia,et al.  A matrix multiplier case study for an evaluation of a configurable dataflow-machine , 2015, Conf. Computing Frontiers.

[23]  ROBERTO GIORGI Accelerating Haskell on a Dataflow Architecture : a case study including Transactional Memory , 2015 .

[24]  Roberto Giorgi TERAFLUX: exploiting dataflow parallelism in teradevices , 2012, CF '12.

[25]  Eduard Ayguadé,et al.  Effective communication and computation overlap with hybrid MPI/SMPSs , 2010, PPoPP '10.

[26]  Alejandro Duran,et al.  Mercurium: Design Decisions for a S2S Compiler , 2011 .

[27]  Jan Langer,et al.  OmpSs@Zynq all-programmable SoC ecosystem , 2014, FPGA.

[28]  Bradford L. Chamberlain,et al.  Parallel Programmability and the Chapel Language , 2007, Int. J. High Perform. Comput. Appl..

[29]  Giovanni Burresi,et al.  A field experience for a vehicle recognition system using magnetic sensors , 2015, 2015 4th Mediterranean Conference on Embedded Computing (MECO).

[30]  Cho-Li Wang,et al.  JUMP-DP: A Software DSM System with Low-Latency Communication Support , 2000, PDPTA.

[31]  Avi Mendelson,et al.  Architectural Support for Fault Tolerance in a Teradevice Dataflow System , 2014, International Journal of Parallel Programming.

[32]  Avi Mendelson,et al.  The TERAFLUX Project: Exploiting the DataFlow Paradigm in Next Generation Teradevices , 2013, 2013 Euromicro Conference on Digital System Design.

[33]  Alejandro Duran,et al.  A Proposal to Extend the OpenMP Tasking Model for Heterogeneous Architectures , 2009, IWOMP.