Low-Power Self Reconfigurable Multiplexer Based Decoder for Adaptive Resolution Flash ADCs

This paper presents a new improved multiplexer based decoder for flash analog-to-digital converters. The proposed decoder is based on 2:1 multiplexers. It calculates the binary code for low operand length thermometer code at initial stages and groups the output of initial stages to generate the final result. The proposed decoder can be configured to operate on thermometer code with reduced length without any extra overhead. This 'self-reconfigurable' property is particularly useful in adaptive resolution analog-to-digital converters. Simulation results indicate that the proposed decoder results in reduced delay, power and power delay product when compared to existing digital decoders for flash analog-digital converters.

[1]  Chia-Nan Yeh,et al.  A folding technique for reducing circuit complexity of flash ADC decoders , 2010 .

[2]  Kyusun Choi,et al.  A power and resolution adaptive flash analog-to-digital converter , 2002, ISLPED '02.

[3]  Michel Declercq,et al.  New encoding scheme for high-speed flash ADC's , 1999 .

[4]  D. H. Jacobsohn,et al.  A Suggestion for a Fast Multiplier , 1964, IEEE Trans. Electron. Comput..

[5]  Michel Steyaert,et al.  A 6-bit 1 GHz acquisition speed CMOS flash ADC with digital error correction , 2000, Proceedings of the IEEE 2000 Custom Integrated Circuits Conference (Cat. No.00CH37044).

[6]  Bin-Da Liu,et al.  A novel bubble tolerant thermometer-to-binary encoder for flash A/D converter , 2005, 2005 IEEE VLSI-TSA International Symposium on VLSI Design, Automation and Test, 2005. (VLSI-TSA-DAT)..

[7]  Rudy Van De Plassche.  Integrated analog-to-digital and digital-to-analog converters / Rudy Van De Plassche , 1994 .

[8]  E. Sail,et al.  A multiplexer based decoder for flash analog-to-digital converters , 2004, 2004 IEEE Region 10 Conference TENCON 2004..

[9]  Taikyeong Ted. Jeong,et al.  Thermometer-to-binary encoder with bubble error correction (BEC) circuit for Flash Analog-to-Digital Converter (FADC) , 2010, International Conference on Communications and Electronics 2010.

[10]  Saiyu Ren,et al.  An ultra high speed encoder for 5GSPS Flash ADC , 2010, 2010 IEEE Instrumentation & Measurement Technology Conference Proceedings.

[11]  Sreehari Veeramachanen,et al.  Design of a Low Power, Variable-Resolution , 2009 .

[12]  K. Ola Andersson,et al.  A study of digital decoders in flash analog-to-digital converters , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[13]  R. Paily,et al.  An improved ROM architecture for bubble error suppression in high speed flash ADCs , 2008, 2008 Annual IEEE Student Paper Conference.

[14]  Kyusun Choi,et al.  Fat tree encoder design for ultra-high speed flash A/D converters , 2002, The 2002 45th Midwest Symposium on Circuits and Systems, 2002. MWSCAS-2002..

[15]  K.H. Abed,et al.  High speed flash analog-to-digital converter , 2005, 48th Midwest Symposium on Circuits and Systems, 2005..