A new Schmitt trigger circuit in a 0.13-μm 1/2.5-V CMOS process to receive 3.3-V input signals

A new Schmitt trigger circuit, which is implemented by low-voltage devices to receive the high-voltage input signals without gate-oxide reliability problem, is proposed. The new proposed circuit, which can be operated in a 3.3-V signal environment without suffering high-voltage gate-oxide overstress, has been fabricated in a 0.13-/spl mu/m 1/2.5-V 1P8M CMOS process. The experimental results have confirmed that the measured transition threshold voltages of the new proposed Schmitt trigger circuit are about 1 and 2.5 V, respectively. The new proposed Schmitt trigger circuit is suitable for mixed-voltage input-output interfaces to receive input signals and reject input noise.

[1]  A. Pfister,et al.  Novel CMOS Schmitt trigger with controllable hysteresis , 1992 .

[2]  Chen Ih-Chin,et al.  The effect of channel hot-carrier stressing on gate-oxide integrity in MOSFETs , 1988 .

[3]  Ming-Dou Ker,et al.  Design on mixed-voltage-tolerant I/O interface with novel tracking circuits in a 0.13-/spl mu/m CMOS technology , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[4]  T. W. Hughes,et al.  Properties of high-voltage stress generated traps in thin silicon oxide , 1996 .

[5]  R.Y. Chang,et al.  A highly manufacturable 0.25 /spl mu/m multiple-Vt dual gate oxide CMOS process for logic/embedded IC foundry technology , 1998, 1998 Symposium on VLSI Technology Digest of Technical Papers (Cat. No.98CH36216).

[6]  Ching-Te Chuang,et al.  PD/SOI CMOS Schmitt trigger circuits with controllable hysteresis , 2001, 2001 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers (Cat. No.01TH8517).

[7]  Wonchan Kim,et al.  A new waveform-reshaping circuit: an alternative approach to Schmitt trigger , 1993 .

[8]  Jan M. Rabaey,et al.  Digital Integrated Circuits: A Design Perspective , 1995 .

[9]  J. Y. Cheng,et al.  A 0.13 /spl mu/m CMOS technology with 193 nm lithography and Cu/low-k for high performance applications , 2000, International Electron Devices Meeting 2000. Technical Digest. IEDM (Cat. No.00CH37138).

[10]  Resve Saleh,et al.  Analysis and Design of Digital Integrated Circuits , 1983 .

[11]  Ming-Dou Ker,et al.  Methodology on extracting compact layout rules for latchup prevention in deep-submicron bulk CMOS technology , 2003 .

[12]  Ming-Dou Ker,et al.  Level shifters for high-speed 1 V to 3.3 V interfaces in a 0.13 /spl mu/m Cu-interconnection/low-k CMOS technology , 2001, 2001 International Symposium on VLSI Technology, Systems, and Applications. Proceedings of Technical Papers (Cat. No.01TH8517).

[13]  E. C. Dijkmans,et al.  A 3/5 V compatible I/O buffer , 1995 .

[14]  Said F. Al-Sarawi,et al.  Low power Schmitt trigger circuit , 2002 .

[15]  O. H. Schmitt,et al.  A thermionic trigger , 1938 .

[16]  Chia-Sheng Tsai,et al.  Design of 2.5 V/5 V mixed-voltage CMOS I/O buffer with only thin oxide device and dynamic N-well bias circuit , 2003, Proceedings of the 2003 International Symposium on Circuits and Systems, 2003. ISCAS '03..