Modeling and experimental verification of substrate noise generation in a 220Kgates WLAN system–on–chip with multiple supplies

With increasing clock frequencies and resolution requirements in mixed-mode telecom circuits substrate noise is becoming more and more a major obstacle for single chip integration. At higher frequencies, the substrate noise is not scaling with the clock frequency anymore, especially when ringing occurs in the spectrum of the supply current transfer function to the substrate. In this paper, we propose a technique to estimate the substrate noise transients and its frequency spectrum on large telecom ASICs. The results have been verified with substrate noise measurements on a real-life test case: a 220Kgates telecom system-on-chip (SoC) implemented in a 0.35 µm CMOS process on an EPI-type substrate.

[1]  Bruce A. Wooley,et al.  The effects of switching noise on an oversampling A/D converter , 1995, Proceedings ISSCC '95 - International Solid-State Circuits Conference.

[2]  Rob A. Rutenbar,et al.  A methodology for rapid estimation of substrate-coupled switching noise , 1995, Proceedings of the IEEE 1995 Custom Integrated Circuits Conference.

[3]  H. De Man,et al.  Substrate noise generation in complex digital systems: efficient modeling and simulation methodology and experimental verification , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[4]  Georges Gielen,et al.  A 8-bit 200 MS/s interpolating/averaging CMOS A/D converter , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).

[5]  H. De Man,et al.  Methodology and experimental verification for substrate noise reduction in CMOS mixed-signal ICs with synchronous digital circuits , 2002, 2002 IEEE International Solid-State Circuits Conference. Digest of Technical Papers (Cat. No.02CH37315).

[6]  M. Badaroglu,et al.  Implementation of an efficient lattice digital ladder filter for up/down conversion in an OFDM-WLAN system , 2001, Proceedings of the 27th European Solid-State Circuits Conference.

[7]  Didier Belot,et al.  A Bluetooth radio in 0.18 μm CMOS , 2002 .

[8]  Takashi Morie,et al.  Physical design guides for substrate noise reduction in CMOS digital circuits , 2001 .

[9]  Luc Deneire,et al.  80-Mb/s QPSK and 72-Mb/s 64-QAM flexible and scalable digital OFDM transceiver ASICs for wireless local area networks in the 5-GHz band , 2001 .