论文信息 - A low-noise 40-GS/s continuous-time bandpass /spl Delta//spl Sigma/ ADC centered at 2GHz

A low-noise 40-GS/s continuous-time bandpass /spl Delta//spl Sigma/ ADC centered at 2GHz

A 2-GHz, continuous-time bandpass DeltaSigma analog-to-digital converter sampled with a 40-GHz clock was implemented in a 130-nm SiGe BiCMOS technology. It achieves an SNDR of 55 dB and 52 dB over 60 MHz and 120 MHz, respectively, and an SFDR of 61 dB with a single-ended IIP3 of +4 dBm. The center frequency is tunable from 1.8-2 GHz. It employs a Gm-LCVAR filter based on a MOS-HBT cascode transconductor with an NFmin of 2.3 dB. The ADC dissipates 1.6 W from a 2.5-V supply with a figure of merit of 18 pJ/sampled bit, including the contribution of the 40-GHz clock distribution network

T. Chalvatzis | S.P. Voinigescu

[1] Zach Griffith,et al. An 8-GHz Continuous-Time Σ − ∆ Analog-Digital Converter in an InP-based DHBT Technology , 2001 .

[2] Z. Griffith,et al. An 8-GHz continuous-time /spl Sigma/-/spl Delta/ analog-digital converter in an InP-based DHBT technology , 2003, IEEE MTT-S International Microwave Symposium Digest, 2003.

[3] P. Asbeck,et al. Bandpass delta-sigma modulator with 800 MHz center frequency , 1997, GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 19th Annual Technical Digest 1997.

[4] W. Snelgrove,et al. Excess loop delay in continuous-time delta-sigma modulators , 1999 .

[5] C.H. Fields,et al. IF-sampling fourth-order bandpass /spl Delta//spl Sigma/ modulator for digital receiver applications , 2004, IEEE Journal of Solid-State Circuits.

[6] William Martin Snelgrove,et al. A 950-MHz IF second-order integrated LC bandpass delta-sigma modulator , 1998 .

[7] S.P. Voinigescu,et al. A 2.5-V 45-Gb/s decision circuit using SiGe BiCMOS logic , 2005, IEEE Journal of Solid-State Circuits.