Performance evaluation of different versions of 2D Torus network
暂无分享,去创建一个
[1] T. El-Ghazawi,et al. Simulation-Based Approach for Evaluating On-Chip Interconnect Architectures , 2008, 2008 4th Southern Conference on Programmable Logic.
[2] Saad Mubeen. EVALUATION OF SOURCE ROUTING FOR MESH TOPOLOGY NETWORK ON CHIP PLATFORMS , 2009 .
[3] Raymond R. Hoare,et al. Adaptive hybrid switching technique for parallel computing system , 2006 .
[4] Wang Jue,et al. Xtorus: An Extended Torus Topology for On-Chip Massive Data Communication , 2012, 2012 IEEE 26th International Parallel and Distributed Processing Symposium Workshops & PhD Forum.
[5] Pedro López,et al. A memory-effective routing strategy for regular interconnection networks , 2005, 19th IEEE International Parallel and Distributed Processing Symposium.
[6] C. Rama Krishna,et al. CCTorus : A New Torus Topology for Interconnection Networks , .
[7] Axel Jantsch,et al. Simulation and Evaluation of a Network on Chip Architecture Using Ns-2 , 2002 .
[8] Md. Abu Naser Bikas,et al. Experimental Analysis of AODV & DSR over TCP & CBR Connections with Varying Speed and Node Density in VANET , 2012, ArXiv.
[9] Junming Xu. Topological Structure and Analysis of Interconnection Networks , 2002, Network Theory and Applications.
[10] Parveen Kakkar,et al. Traffic Pattern based performance comparison of Reactive and Proactive protocols of Mobile Ad-hoc Networks , 2010 .
[11] William J. Dally. Enabling Technology for On-Chip Interconnection Networks , 2007, First International Symposium on Networks-on-Chip (NOCS'07).
[12] Wang Wei,et al. Performance Analysis of the 2-D Networks-on-Chip , 2009 .
[13] Kenneth J. Thurber,et al. Interconnection networks: a survey and assessment , 1974, AFIPS '74.
[14] Wim Vanderbauwhede,et al. An Analytical Performance Model for the Spidergon NoC , 2007, 21st International Conference on Advanced Information Networking and Applications (AINA '07).