A 6-GHz All-Digital Fractional-$N$ Frequency Synthesizer Using FIR-Embedded Noise Filtering Technique

A 6-GHz all-digital fractional- frequency synthesizer using an FIR-embedded noise filtering technique is presented. This noise filtering technique is realized in the digital domain without multiple matched analog components. This fractional- frequency synthesizer is fabricated in a 90-nm CMOS process, and it occupies 0.18 . Its power is 28.8 mW with a supply of 1.2 V. The measured out-of-band phase noise at an offset of half the reference frequency is improved by more than 13 dB around 6 GHz considering cancellation variations for different output frequencies.

[1]  Salvatore Levantino,et al.  A Wideband 3.6 GHz Digital ΔΣ Fractional-N PLL With Phase Interpolation Divider and Digital Spur Cancellation , 2011, IEEE Journal of Solid-State Circuits.

[2]  Shen-Iuan Liu,et al.  A 1.5 GHz All-Digital Spread-Spectrum Clock Generator , 2009, IEEE Journal of Solid-State Circuits.

[3]  Matthew Z. Straayer,et al.  A Low-Noise Wide-BW 3.6-GHz Digital $\Delta\Sigma$ Fractional-N Frequency Synthesizer With a Noise-Shaping Time-to-Digital Converter and Quantization Noise Cancellation , 2008, IEEE Journal of Solid-State Circuits.

[4]  Mitchell D. Trott,et al.  A Modeling Approach for – Fractional- N Frequency Synthesizers Allowing Straightforward Noise Analysis , 2001 .

[5]  Zhihua Wang,et al.  An FIR-Embedded Noise Filtering Method for $\Delta \Sigma$ Fractional-N PLL Clock Generators , 2009, IEEE Journal of Solid-State Circuits.

[6]  Lars C. Jansson,et al.  A wideband 2.4-GHz delta-sigma fractional-NPLL with 1-Mb/s in-loop modulation , 2004, IEEE Journal of Solid-State Circuits.

[7]  D. Kasperkovitz,et al.  A wide band tuning system for fully integrated satellite receivers , 1998, Proceedings of the 23rd European Solid-State Circuits Conference.

[8]  Pavan Kumar Hanumolu,et al.  A Digital PLL With a Stochastic Time-to-Digital Converter , 2006, IEEE Transactions on Circuits and Systems I: Regular Papers.

[9]  Shen-Iuan Liu,et al.  A Noise Filtering Technique for Fractional-$N$ Frequency Synthesizers , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.

[10]  A.A. Abidi,et al.  A 9 b, 1.25 ps Resolution Coarse–Fine Time-to-Digital Converter in 90 nm CMOS that Amplifies a Time Residue , 2008, IEEE Journal of Solid-State Circuits.

[11]  Jae-Yoon Sim,et al.  Embedded Phase-Interpolator-Based Noise Filtering , 2011 .

[12]  P. Dudek,et al.  A high-resolution CMOS time-to-digital converter utilizing a Vernier delay line , 2000, IEEE Journal of Solid-State Circuits.

[13]  Bang-Sup Song,et al.  A 1.8GHz Spur-Cancelled Fractional-N Frequency Synthesizer with LMS-Based DAC Gain Calibration , 2006, 2006 IEEE International Solid State Circuits Conference - Digest of Technical Papers.