DIBL in short-channel NMOS devices at 77 K

Detailed experimental and two-dimensional numerical simulation results on drain-induced barrier lowering (DIBL) versus channel length at 300 and 77 K in short-channel NMOS devices are presented. It is found that by decreasing the temperature from 300 to 77 K. DIBL in NMOS devices with effective channel lengths (L) from 0.5 to 2.0 mu m is improved for the range of L 1.2 mu m, but is worse for L between 0.6 and 1.2 mu m. The new version of the two-dimensional device numerical simulation program MINIMOS 4.0, which includes device modeling at cryogenic temperatures, was used to investigate this unique characteristic. The measured DIBL characteristics can be explained physically as the transition from surface DIBL through the subsurface DIBL to the bulk DIBL or punchthrough effect at 300 K, but almost a surface DIBL for the whole range of channel length variation at 77 K. Design considerations for the channel doping profile for low-temperature operation based on keeping the same DIBL and V/sub TH/ as required for room-temperature operation are briefly discussed. >

[1]  K. M. Cham,et al.  Computer-Aided Design and VLSI Device Development , 1985 .

[2]  Yuan Taur,et al.  Submicrometer-channel CMOS for low-temperature operation , 1987, IEEE Transactions on Electron Devices.

[3]  J. Woo,et al.  Short-channel effects in MOSFET's at liquid-Nitrogen temperature , 1986, IEEE Transactions on Electron Devices.

[4]  R. R. Troutman,et al.  VLSI limitations from drain-induced barrier lowering , 1979 .

[5]  S.G. Chamberlain,et al.  Drain-induced barrier-lowering analysis in VSLI MOSFET devices using two-dimensional numerical simulations , 1986, IEEE Transactions on Electron Devices.

[6]  R.K. Kirschman,et al.  Low-temperature electronics , 1990, IEEE Circuits and Devices Magazine.

[7]  1.5 µm Gate CMOS operated at 77 K , 1984, 1984 International Electron Devices Meeting.

[8]  M. J. Deen,et al.  Cryogenic operation of CMOS-based microsystems and computers , 1989, Microprocess. Microsystems.

[9]  M. J. Deen,et al.  Substrate bias effects on drain-induced barrier lowering in short-channel PMOS devices , 1990 .

[10]  Sorin Cristoloveanu,et al.  Low-temperature mobility behaviour in submicron MOSFETs and related determination of channel length and series resistance , 1986 .

[11]  M. Deen,et al.  The dependence of drain-induced barrier lowering on substrate biasing in short channel PMOS devices at 77 K , 1990 .

[12]  Siegfried Selberherr,et al.  Low temperature MOS device modeling , 1989, Proceedings of the Workshop on Low Temperature Semiconductor Electronics,.

[13]  S. Selberherr.  MOS device modeling at 77 K , 1989 .