Per-Device Adaptive Test for Analog/RF Circuits Using Entropy-Based Process Monitoring

We present an adaptive test flow for mixed-signal circuits that aims at optimizing the test set on a per-device basis so that more test resources can be devoted to marginal devices while passing devices that are not marginal with less testing. Cumulative statistics of the process are monitored using a differential entropy-based approach and updated only when necessary. Thus, process shift is captured and continuously incorporated into the analysis. We also include provisions to identify potentially defective devices and test them more extensively since these devices do not conform to learned collective information. We conduct experiments on an low-noise amplifier circuit in simulations, and apply our techniques to production data of two distinct industrial circuits. Both the simulation results and the results on large-scale production data show that adaptive test provides the best tradeoff between test time and test quality as measured in terms of defective parts per million.

[1]  Sule Ozev,et al.  Dynamic test scheduling for analog circuits for improved test quality , 2008, 2008 IEEE International Conference on Computer Design.

[2]  Yiorgos Makris,et al.  On Boosting the Accuracy of Non-RF to RF Correlation-Based Specification Test Compaction , 2009, J. Electron. Test..

[3]  R. D. Blanton,et al.  Statistical Test Compaction Using Binary Decision Trees , 2006, IEEE Design & Test of Computers.

[4]  R. D. Blanton,et al.  Test Compaction for Mixed-Signal Circuits Using Pass-Fail Test Data , 2008, 26th IEEE VLSI Test Symposium (vts 2008).

[5]  L. S. Milor,et al.  A tutorial introduction to research on analog and mixed-signal circuit testing , 1998 .

[6]  Sule Ozev,et al.  Adaptive test elimination for analog/RF circuits , 2009, 2009 46th ACM/IEEE Design Automation Conference.

[7]  Yiorgos Makris,et al.  Non-RF to RF Test Correlation Using Learning Machines: A Case Study , 2007, 25th IEEE VLSI Test Symposium (VTS'07).

[8]  Mingjing Chen,et al.  Test cost minimization through adaptive test development , 2008, 2008 IEEE International Conference on Computer Design.

[9]  Yiorgos Makris,et al.  Independent test sequence compaction through integer programming , 2003, Proceedings 21st International Conference on Computer Design.

[10]  Ronald S. Gyurcsik,et al.  Optimal ordering of analog integrated circuit tests to minimize test time , 1991, 28th ACM/IEEE Design Automation Conference.

[11]  D. W. Scott,et al.  Multivariate Density Estimation, Theory, Practice and Visualization , 1992 .

[12]  Rob A. Rutenbar,et al.  A Tutorial Introduction to Research on Analog and MixedSignal Circuit Testing , 2002 .

[13]  Abhijit Chatterjee,et al.  Alternate Test of RF Front Ends with IP Constraints: Frequency Domain Test Generation and Validation , 2006, 2006 IEEE International Test Conference.

[14]  Bapiraju Vinnakota,et al.  Defect-oriented test scheduling , 2001, IEEE Trans. Very Large Scale Integr. Syst..

[15]  Salvador Mir,et al.  Evaluation of Analog/RF Test Measurements at the Design Stage , 2009, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.