A low frequency-dependence, energy-efficient switching technique for bottom-plate sampled SAR ADC
暂无分享,去创建一个
[1] Brian P. Ginsburg,et al. An energy-efficient charge recycling approach for a SAR converter with capacitive DAC , 2005, 2005 IEEE International Symposium on Circuits and Systems.
[2] Nan Sun,et al. SAR ADC architecture with 98% reduction in switching energy over conventional scheme , 2013 .
[3] Franco Maloberti,et al. A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.
[4] Ameya Bhide,et al. A 53-nW 9.1-ENOB 1-kS/s SAR ADC in 0.13-$\mu$m CMOS for Medical Implant Devices , 2012, IEEE Journal of Solid-State Circuits.
[5] Chorng-Kuang Wang,et al. A 8-bit 500-KS/s low power SAR ADC for bio-medical applications , 2007, 2007 IEEE Asian Solid-State Circuits Conference.
[6] Tadahiro Kuroda,et al. A 0.5 V 1.1 MS/sec 6.3 fJ/Conversion-Step SAR-ADC With Tri-Level Comparator in 40 nm CMOS , 2012, IEEE Journal of Solid-State Circuits.
[7] Soon-Jyh Chang,et al. A 10-bit 50-MS/s SAR ADC With a Monotonic Capacitor Switching Procedure , 2010, IEEE Journal of Solid-State Circuits.
[8] Jia Hao Cheong,et al. A 400-nW 19.5-fJ/Conversion-Step 8-ENOB 80-kS/s SAR ADC in 0.18- $\mu\hbox{m}$ CMOS , 2011, IEEE Transactions on Circuits and Systems II: Express Briefs.
[9] Jon Guerber,et al. Merged capacitor switching based SAR ADC with highest switching energy-efficiency , 2010 .
[10] Nan Sun,et al. An Energy-Efficient Low Frequency-Dependence Switching Technique for SAR ADCs , 2014, IEEE Transactions on Circuits and Systems II: Express Briefs.
[11] B.P. Ginsburg,et al. 500-MS/s 5-bit ADC in 65-nm CMOS With Split Capacitor Array DAC , 2007, IEEE Journal of Solid-State Circuits.
[12] Tadahiro Kuroda,et al. A 0.5V 1.1MS/sec 6.3fJ/conversion-step SAR-ADC with tri-level comparator in 40nm CMOS , 2011, 2011 Symposium on VLSI Circuits - Digest of Technical Papers.