Controller synthesis for dynamic hierarchical real-time plants using timed automata

We use timed I/O automata based timed games to synthesize task-level reconfiguration services for cost-effective fault tolerance in a case study. The case study shows that state-space explosion is a severe problem for timed games. By applying suitable abstractions, we dramatically improve the scalability. However, timed I/O automata do not facilitate algorithmic abstraction generation techniques. The case study motivates the development of timed process automata to improve modeling and analysis for controller synthesis of time-critical plants which can be hierarchical and dynamic. The model offers two essential features for industrial systems: (i) compositional modeling with reusable designs for different contexts, and (ii) state-space reduction technique. Timed process automata model dynamic networks of continuous-time communicating plant processes which can activate other plant processes. We show how to establish safety and reachability properties of timed process automata by reduction to solving timed games. To mitigate the state-space explosion problem, an algorithmic state-space reduction technique using compositional reasoning and aggressive abstractions is also proposed. In this article, we demonstrate the theoretical framework of timed process automata and the effectiveness of the proposed state-space reduction technique by extending the case study.

[1]  Kim G. Larsen,et al.  Statistical Model Checking of Dynamic Networks of Stochastic Hybrid Automata , 2014, Electron. Commun. Eur. Assoc. Softw. Sci. Technol..

[2]  Joseph Sifakis,et al.  Controller Synthesis for Timed Automata 1 , 1998 .

[3]  Wang Yi,et al.  Timed automata as task models for event-driven systems , 1999, Proceedings Sixth International Conference on Real-Time Computing Systems and Applications. RTCSA'99 (Cat. No.PR00306).

[4]  Jonathan S. Ostroff,et al.  Temporal logic for real-time systems , 1989 .

[5]  W. Wonham,et al.  State-event observers for labeled transition systems , 1994, Proceedings of 1994 33rd IEEE Conference on Decision and Control.

[6]  Kim G. Larsen,et al.  Application of Model-Checking Technology to Controller Synthesis , 2010, FMCO.

[7]  Kim G. Larsen,et al.  Timed I/O automata: a complete specification theory for real-time systems , 2010, HSCC '10.

[8]  Mark Lawford,et al.  MODEL REDUCTION OF DISCRETE REAL-TIME SYSTEMS , 1997 .

[9]  Joseph Sifakis,et al.  Modeling Urgency in Timed Systems , 1997, COMPOS.

[10]  Rüdiger Ehlers,et al.  Synthia: Verification and Synthesis for Timed Automata , 2011, CAV.

[11]  Thomas A. Henzinger,et al.  Symbolic Model Checking for Real-Time Systems , 1994, Inf. Comput..

[12]  Roberto Barbuti,et al.  Timed automata with urgent transitions , 2004, Acta Informatica.

[13]  Jürgen Dingel,et al.  A survey of timed automata for the development of real-time systems , 2013, Comput. Sci. Rev..

[14]  Joseph Sifakis,et al.  On the Synthesis of Discrete Controllers for Timed Systems (An Extended Abstract) , 1995, STACS.

[15]  Jürgen Dingel,et al.  Synthesis of a Reconfiguration Service for Mixed-Criticality Multi-Core Systems: An Experience Report , 2014, FACS.

[16]  C. Ramchandani,et al.  Analysis of asynchronous concurrent systems by timed petri nets , 1974 .

[17]  Kim G. Larsen,et al.  Robust Specification of Real Time Components , 2011, FORMATS.

[18]  Thomas A. Henzinger,et al.  The Element of Surprise in Timed Games , 2003, CONCUR.

[19]  Stefan Kowalewski,et al.  A Native Approach to Modeling Timed Behavior in the Pi-Calculus , 2012, 2012 Sixth International Symposium on Theoretical Aspects of Software Engineering.

[20]  Jürgen Dingel,et al.  Theory and Implementation of a Real-Time Extension to the pi-Calculus , 2010, FMOODS/FORTE.

[21]  Thomas A. Henzinger,et al.  Discrete-Time Control for Rectangular Hybrid Automata , 1997, Theor. Comput. Sci..

[22]  Thomas A. Henzinger,et al.  Timed Transition Systems , 1991, REX Workshop.

[23]  Nancy A. Lynch,et al.  The Theory of Timed I/o Automata , 2003 .

[24]  Aloysius K. Mok,et al.  Modechart: A Specification Language for Real-Time Systems , 1994, IEEE Trans. Software Eng..

[25]  Rajeev Alur,et al.  A Theory of Timed Automata , 1994, Theor. Comput. Sci..

[26]  Kim G. Larsen,et al.  UPPAAL-Tiga: Time for Playing Games! , 2007, CAV.

[27]  A. Pnueli,et al.  CONTROLLER SYNTHESIS FOR TIMED AUTOMATA , 2006 .

[28]  Thomas A. Henzinger,et al.  Minimum-Time Reachability in Timed Games , 2007, ICALP.

[29]  Björn Lisper,et al.  Towards WCET Analysis of Multicore Architectures Using UPPAAL , 2010, WCET.

[30]  BerkeleyEECS EECSBerkeley A Dynamic Network of Hybrid Automata , 1994 .

[31]  Frits W. Vaandrager,et al.  Extending UPPAAL for the Modeling and Verification of Dynamic Real-Time Systems , 2013, FSEN.

[32]  Nancy A. Lynch,et al.  The Theory of Timed I/O Automata (Synthesis Lectures in Computer Science) , 2006 .

[33]  Franck Cassez,et al.  Timed Games for Computing WCET for Pipelined Processors with Caches , 2011, 2011 Eleventh International Conference on Application of Concurrency to System Design.

[34]  Luca Spalazzi,et al.  Dynamic Networks of Timed Automata for collaborative systems: A network monitoring case study , 2010, 2010 International Symposium on Collaborative Technologies and Systems.

[35]  Jürgen Dingel,et al.  A Model for Industrial Real-Time Systems , 2015, VMCAI.

[36]  Wang Yi,et al.  Task automata: Schedulability, decidability and undecidability , 2007, Inf. Comput..

[37]  Thomas A. Henzinger,et al.  Timed Interfaces , 2002, EMSOFT.

[38]  George J. Pappas,et al.  Optimal Paths in Weighted Timed Automata , 2001, HSCC.

[39]  Kim G. Larsen,et al.  Minimum-Cost Reachability for Priced Timed Automata , 2001, HSCC.