Large-Amplitude Dithering Mitigates Glitches in Digital-to-Analogue Converters

Glitches introduce impulse-like disturbances which are not be readily attenuated by low-pass filtering. This article presents a model that describes the behaviour of glitches, and a method for mitigation based on a large-amplitude dither signal. Analytical and experimental results demonstrate that a dither signal with sufficient amplitude can mitigate the effect of glitches, when used in conjunction with a low-pass filter. The dither signal in conjunction with low-pass filtering essentially converts a glitch from a high-frequency to low-frequency disturbance.

[1]  Brendan Mullane,et al.  A Reduced Hardware ISI and Mismatch Shaping DEM Decoder , 2018, Circuits Syst. Signal Process..

[2]  Andrew J Fleming,et al.  Existing methods for improving the accuracy of digital-to-analog converters. , 2017, The Review of scientific instruments.

[3]  Andrew J. Fleming,et al.  Improving Digital-to-Analog Converter Linearity by Large High-Frequency Dithering , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[4]  Cheng-Ru Ho,et al.  A Digital PLL With Feedforward Multi-Tone Spur Cancellation Scheme Achieving <–73 dBc Fractional Spur and <–110 dBc Reference Spur in 65 nm CMOS , 2016, IEEE Journal of Solid-State Circuits.

[5]  Anne-Johan Annema,et al.  An Interleaved Full Nyquist High-Speed DAC Technique , 2015, IEEE Journal of Solid-State Circuits.

[6]  Kristin Y. Pettersen,et al.  Damping and Tracking Control Schemes for Nanopositioning , 2014, IEEE/ASME Transactions on Mechatronics.

[7]  Mounir Fares,et al.  Digital Approaches to ISI-Mitigation in High-Resolution Oversampled Multi-Level D/A Converters , 2011, IEEE Journal of Solid-State Circuits.

[8]  Enrico Temporiti,et al.  A 3.5 GHz Wideband ADPLL With Fractional Spur Suppression Through TDC Dithering and Feedforward Compensation , 2010, IEEE Journal of Solid-State Circuits.

[9]  Franco Maloberti,et al.  Efficient Dithering in MASH Sigma-Delta Modulators for Fractional Frequency Synthesizers , 2010, IEEE Transactions on Circuits and Systems I: Regular Papers.

[10]  Po-Chiun Huang,et al.  Random Swapping Dynamic Element Matching Technique for Glitch Energy Minimization in Current-Steering DAC , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[11]  Ian Galton,et al.  Why Dynamic-Element-Matching DACs Work , 2010, IEEE Transactions on Circuits and Systems II: Express Briefs.

[12]  A. Lobo,et al.  Analog-to-digital converters nonlinear errors correction in thermal diagnostics for the laser interferometer space antenna mission. , 2009, The Review of scientific instruments.

[13]  Kok Lim Chan,et al.  Segmented Dynamic Element Matching for High-Resolution Digital-to-Analog Conversion , 2008, IEEE Transactions on Circuits and Systems I: Regular Papers.

[14]  Karl Henrik Johansson,et al.  Averaging of nonsmooth systems using dither , 2006, Autom..

[15]  K. Ola Andersson,et al.  Modeling of glitches due to rise/fall asymmetry in current-steering digital-to-analog converters , 2005, IEEE Transactions on Circuits and Systems I: Regular Papers.

[16]  Roar Skartlien,et al.  Quantization error and resolution in ensemble averaged data with noise , 2005, IEEE Transactions on Instrumentation and Measurement.

[17]  L. Cordesses,et al.  Direct digital synthesis: a tool for periodic wave generation (part 2) , 2004, IEEE Signal Processing Magazine.

[18]  A. Trotta,et al.  A/D converters nonlinearity measurement and correction by frequency analysis and dither , 2002, IMTC/2002. Proceedings of the 19th IEEE Instrumentation and Measurement Technology Conference (IEEE Cat. No.00CH37276).

[19]  Mark Vesterbacka,et al.  Linear-coded D/A converters with small relative error due to glitches , 2001, Proceedings of the 44th IEEE 2001 Midwest Symposium on Circuits and Systems. MWSCAS 2001 (Cat. No.01CH37257).

[20]  J. Jacob Wikner,et al.  Glitch minimization and dynamic element matching in D/A converters , 2000, ICECS 2000. 7th IEEE International Conference on Electronics, Circuits and Systems (Cat. No.00EX445).

[21]  John Vanderkooy,et al.  A theory of nonsubtractive dither , 2000, IEEE Trans. Signal Process..

[22]  Georges Gielen,et al.  Behavioral model of reusable D/A converters , 1999 .

[23]  P. Carbone,et al.  Performance of stochastic and deterministic dithered quantizers , 1999, IMTC/99. Proceedings of the 16th IEEE Instrumentation and Measurement Technology Conference (Cat. No.99CH36309).

[24]  J. Jacob Wikner,et al.  Modeling of CMOS digital-to-analog converters for telecommunication , 1999 .

[25]  R. Schreier,et al.  Mismatch shaping for a current-mode multibit delta-sigma DAC , 1999, IEEE J. Solid State Circuits.

[26]  Bang-Sup Song,et al.  A 14 b 100 Msample/s CMOS DAC designed for spectral performance , 1999, 1999 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC. First Edition (Cat. No.99CH36278).

[27]  John Choma,et al.  A high-speed fully differential current switch , 1998, 1998 IEEE International Conference on Electronics, Circuits and Systems. Surfing the Waves of Science and Technology (Cat. No.98EX196).

[28]  Michael Faulkner,et al.  An Efficient Implementation OF Bandlimited Dithering , 1998, Wirel. Pers. Commun..

[29]  K. Nguyen,et al.  A 113 dB SNR oversampling DAC with segmented noise-shaped scrambling , 1998, 1998 IEEE International Solid-State Circuits Conference. Digest of Technical Papers, ISSCC. First Edition (Cat. No.98CH36156).

[30]  Olivier Coudert,et al.  Gate sizing for constrained delay/power/area optimization , 1997, IEEE Trans. Very Large Scale Integr. Syst..

[31]  P. Hendriks,et al.  Specifying communications DACs , 1997 .

[32]  J.C. Garcia,et al.  A low glitch 14-bit 100 MHz D/A converter , 1996, Proceedings of the 1996 BIPOLAR/BiCMOS Circuits and Technology Meeting.

[33]  Wolfgang Nebel,et al.  New approach in gate-level glitch modelling , 1996, Proceedings EURO-DAC '96. European Design Automation Conference with EURO-VHDL '96 and Exhibition.

[34]  Jouko Vankka,et al.  Spur reduction techniques in sine output direct digital synthesis , 1996, Proceedings of 1996 IEEE International Frequency Control Symposium.

[35]  Fredrik Gustafsson,et al.  Determining the initial states in forward-backward filtering , 1996, IEEE Trans. Signal Process..

[36]  B. Widrow,et al.  Statistical theory of quantization , 1996 .

[37]  Jochen A. G. Jess,et al.  Analysis and reduction of glitches in synchronous networks , 1995, Proceedings the European Design and Test Conference. ED&TC 1995.

[38]  D. Mercer,et al.  A 16-b D/A converter with increased spurious free dynamic range , 1994, IEEE J. Solid State Circuits.

[39]  Michael J. Flanagan,et al.  Spur-reduced digital sinusoid synthesis , 1993, IEEE Trans. Commun..

[40]  C. Narduzzi,et al.  Dither signal effects on the resolution of nonlinear quantizers , 1993, 1993 IEEE Instrumentation and Measurement Technology Conference.

[41]  John Vanderkooy,et al.  Quantization and Dither: A Theoretical Survey , 1992 .

[42]  J. A. Connelly,et al.  An analysis methodology to identify dominant noise sources in D/A and A/D converters , 1991 .

[43]  Stephen P. Boyd,et al.  Linear controller design: limits of performance , 1991 .

[44]  Barry A. Blesser,et al.  The Application of Narrow-Band Dither Operating at the Nyquist Frequency in Digital Systems to Provide Improved Signal-to-Noise Ratio over Conventional Dithering , 1987 .

[45]  I. De Lotto,et al.  Dithering improves A/D converter linearity , 1986, IEEE Transactions on Instrumentation and Measurement.

[46]  C. Desoer,et al.  Stability of dithered non-linear systems with backlash or hysteresis , 1986 .

[47]  John Vanderkooy,et al.  Correction to "Resolution Below the Least Significant Bit in Digital Systems with Dither" , 1984 .

[48]  S. Mossaheb.  Application of a method of averaging to the study of dithers in non-linear systems , 1983 .

[49]  L.R. Rabiner,et al.  Interpolation and decimation of digital signals—A tutorial review , 1981, Proceedings of the IEEE.

[50]  G. Kallianpur.  Stochastic filtering theory , 1979, Advances in Applied Probability.

[51]  R. J. Simpson,et al.  Applications of high frequency signal injection in non-linear systems , 1977 .

[52]  D. M. Freeman,et al.  Slewing Distortion in Digital-to-Analog Conversion , 1977 .

[53]  G. Zames,et al.  Dither in nonlinear systems , 1976 .

[54]  Bruce A. Francis,et al.  The internal model principle of control theory , 1976, Autom..

[55]  Y. Ogushi,et al.  [Analog-digital conversion]. , 1973, Kokyu to junkan. Respiration & circulation.

[56]  Lawrence R. Rabiner,et al.  Techniques for Designing Finite-Duration Impulse-Response Digital Filters , 1971 .

[57]  I. Miller.  Probability, Random Variables, and Stochastic Processes , 1966 .

[58]  R. Oldenburger,et al.  Effects of Extra Sinusoidal Inputs to Nonlinear Systems , 1962 .

[59]  G. George Lendaris,et al.  The identification of linear systems , 1962, Transactions of the American Institute of Electrical Engineers, Part II: Applications and Industry.

[60]  T. Broadbent.  Measure and Integral , 1957, Nature.

[61]  Ian Galton,et al.  The Effects of Inter-Symbol Interference in Dynamic Element Matching DACs , 2017, IEEE Transactions on Circuits and Systems I: Regular Papers.

[62]  Sylwester Warecki,et al.  Behavioral simulation of digital to analog converters simulation of segmented current steering DAC with utilization of perfect sampling technique , 2003 .

[63]  Bang-Sup Song,et al.  A 14b , 100-MS / s CMOS DAC Designed for Spectral Performance , 1999 .

[64]  Gabor C. Temes,et al.  Interpolation and Decimation of Digital SignalsA Tutorial Review , 1992 .

[65]  Athanasios Papoulis,et al.  Probability, Random Variables and Stochastic Processes , 1965 .

[66]  LeRoy A. MacColl,et al.  Fundamental theory of servomechanisms , 1945 .