RF BIST and test strategy for the receive part of an RF transceiver in CMOS technology

This paper focuses on the RF BIST architecture of the receive path of an RF transceiver processed in the NXP in house CMOS technology with 0.14μm gate length.