HyDMA: low-latency inter-core DMA based on a hybrid packet-circuit switching network-on-chip

With a growing number of cores integrated in a single chip, the efficiency of inter-core direct memory access (DMA) transfers has an increasingly significant impact on the overall performance of parallel applications running on network-on-chip (NoC) processors. In this paper we propose HyDMA, a low-latency inter-core DMA approach based on a hybrid packetcircuit switching NoC. With dynamic setup and lengthening of circuit channels composing of bidirectional links, HyDMA can achieve both high flexibility of packet switching and low communication latency of circuit switching for concurrent DMA transfers. Experimental results prove HyDMA exhibits high efficiency with marginal hardware overhead.

[1]  Zhaolin Li,et al.  A Low-Latency and Low-Power Hybrid Scheme for On-Chip Networks , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[2]  Hamid Sarbazi-Azad,et al.  Virtual Point-to-Point Connections for NoCs , 2010, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  Chi-Ying Tsui,et al.  FSNoC: A Flit-Level Speedup Scheme for Network on-Chips Using Self-Reconfigurable Bidirectional Channels , 2015, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[4]  Rami G. Melhem,et al.  Déjà Vu Switching for Multiplane NoCs , 2012, 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip.

[5]  Jörg Henkel,et al.  Configurable links for runtime adaptive on-chip communication , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[6]  Yi Li,et al.  A 65nm 39GOPS/W 24-core processor with 11Tb/s/W packet-controlled circuit-switched double-layer network-on-chip and heterogeneous execution array , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[7]  Niraj K. Jha,et al.  Express virtual channels: towards the ideal interconnection fabric , 2007, ISCA '07.

[8]  Mohammad Arjomand,et al.  A hybrid packet-circuit switched on-chip network based on SDM , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[9]  Li-Shiuan Peh,et al.  Single-cycle collective communication over a shared network fabric , 2014, 2014 Eighth IEEE/ACM International Symposium on Networks-on-Chip (NoCS).

[10]  Sanu Mathew,et al.  A 340 mV-to-0.9 V 20.2 Tb/s Source-Synchronous Hybrid Packet/Circuit-Switched 16 × 16 Network-on-Chip in 22 nm Tri-Gate CMOS , 2014, IEEE Journal of Solid-State Circuits.

[11]  Ran Ginosar,et al.  The effect of communication and synchronization on Amdahl's law in multicore systems , 2013, Parallel Comput..

[12]  Yu Hen Hu,et al.  A Bidirectional NoC (BiNoC) Architecture With Dynamic Self-Reconfigurable Channel , 2011, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[13]  Mikko H. Lipasti,et al.  Circuit-Switched Coherence , 2007, IEEE Comput. Archit. Lett..

[14]  Huaxi Gu,et al.  Design and implementation of a NoC router supporting multicast , 2014, IEICE Electron. Express.

[15]  Jie Lin,et al.  A hybrid router combining circuit switching and packet switching with virtual channels for on-chip networks , 2013, 2013 IEEE 10th International Conference on ASIC.