Low power design for SoC with power management unit

In this paper, motivated by reducing power consumption of system-on-chip (SoC), sets of methods are applied in low power design for SoC, especially power management unit integrated. Corresponding to different applications, different power supply is provided. The whole SoC has been implemented with SMIC 0.13um standard CMOS process, the test results show that the operating frequency is 100MHz and the power consumption is about 96.24 mW.

[1]  K. Warner,et al.  Three-dimensional integrated circuits for low-power, high-bandwidth systems on a chip , 2001, 2001 IEEE International Solid-State Circuits Conference. Digest of Technical Papers. ISSCC (Cat. No.01CH37177).

[2]  Fu Zhi-hui.  Dynamic Clock Management Methodology for Low-Power SoC Design , 2007 .

[3]  G. Patounakis,et al.  A fully integrated on-chip DC-DC conversion and power management system , 2004, IEEE Journal of Solid-State Circuits.

[4]  Jun Wang,et al.  Adaptive Clock Gating Technique for Low Power IP Core in SoC Design , 2007, 2007 IEEE International Symposium on Circuits and Systems.

[5]  Michel Declercq,et al.  A high-efficiency CMOS voltage doubler , 1998, IEEE J. Solid State Circuits.

[6]  G. Kathiresan,et al.  A 1V wireless transceiver for an ultra low power SoC for biotelemetry applications , 2007, ESSCIRC 2007 - 33rd European Solid-State Circuits Conference.

[7]  Christofer Toumazou,et al.  A 1 V Wireless Transceiver for an Ultra-Low-Power SoC for Biotelemetry Applications , 2008, IEEE Journal of Solid-State Circuits.