Estimation of SiC JFET temperature during short-circuit operations

This paper presents results showing the robustness of different SiC JFET transistors from SiCED in current limitation regime or short-circuit operation. Crystal temperature during failure was estimated after different electrical characterizations and using appropriate models of saturation current which is used as a thermal indicator. This work shows the exceptional robustness of SiC JFET transistors in current limitation mode compared to Si devices (MOSFETS and IGBTs).

[1]  Y. Katoh,et al.  Handbook of SiC properties for fuel performance modeling , 2007 .

[2]  H. Morel,et al.  300/spl deg/C operating junction temperature inverter leg investigations , 2005, 2005 European Conference on Power Electronics and Applications.

[3]  H. Morel,et al.  High temperature characterization of SiC-JFET and modelling , 2007, 2007 European Conference on Power Electronics and Applications.

[4]  G. Griepentrog,et al.  Intelligent, compact and robust semiconductor circuit breaker based on silicon carbide devices , 2008, 2008 IEEE Power Electronics Specialists Conference.

[5]  S. Lefebvre,et al.  Robustness of SiC JFET in Short-Circuit Modes , 2009, IEEE Electron Device Letters.

[6]  S. Lefebvre,et al.  Experimental behavior of single-chip IGBT and COOLMOS devices under repetitive short-circuit conditions , 2005, IEEE Transactions on Electron Devices.

[7]  P. Friedrichs,et al.  Turn-off and short circuit behaviour of 4H SiC JFETs , 2001, Conference Record of the 2001 IEEE Industry Applications Conference. 36th IAS Annual Meeting (Cat. No.01CH37248).

[8]  B. Ozpineci,et al.  High-temperature and high-frequency performance evaluation of 4H-SiC unipolar power devices , 2005, Twentieth Annual IEEE Applied Power Electronics Conference and Exposition, 2005. APEC 2005..

[9]  Bruno Allard,et al.  300 °C operating junction temperature inverter leg investigations , 2005 .