Effect of Device Variables on Surface Potential and Threshold Voltage in DG-GNRFET

In this paper we present four simple analytical threshold voltage model for short- channel and length of saturation velocity region (LVSR) effect that takes into account the built – in potential of the source and drain channel junction, the surface potential and the surface electric field effect on double – gate graphene nanoribbon transistors. Four established models for surface potential, lateral electric field, LVSR and threshold voltage are presented. These models are based on the easy analytical solution of the two dimensional potential distribution in the graphene and Poisson equation which can be used to obtain surface potential, lateral electric field, LVSR and threshold voltage. These models give a closed form solution of the surface potential and electrical field distribution as a function of structural parameters and drain bias. Most of analytical outcomes are shown to correlate with outcomes acquired by Matlab simulation and the end model applicability to the published silicon base devices is demonstrated.

[1]  Xing Zhang,et al.  Quasi-2-D analytical model for the surface field distribution and optimization of RESURF LDMOS transistor , 2001 .

[2]  Mark S. Lundstrom,et al.  Computational study of double-gate graphene nano-ribbon transistors , 2008 .

[3]  Mahdiar Hosein Ghadiry,et al.  A model for length of saturation velocity region in double-gate Graphene nanoribbon transistors , 2011, Microelectron. Reliab..

[4]  Mohamed A. Osman,et al.  Threshold voltage model for deep-submicron fully depleted SOI MOSFETs with back gate substrate induced surface potential effects , 1999 .

[5]  Mahdiar Hosein Ghadiry,et al.  Design and Analysis of a Novel Low PDP Full Adder Cell , 2011, J. Circuits Syst. Comput..

[6]  G. Gildenblat,et al.  PSP: An Advanced Surface-Potential-Based MOSFET Model for Circuit Simulation , 2006, IEEE Transactions on Electron Devices.

[7]  Mohamed A. Osman,et al.  Modelling the threshold voltage of short-channel silicon-on-insulator MOSFETs , 1993 .

[8]  M. Han,et al.  Electrical characteristics of poly-Si TFT's with smooth surface roughness at oxide/poly-Si interface , 1997 .

[9]  Hei Wong,et al.  Approximation of the length of velocity saturation region in MOSFET's , 1997 .

[10]  Lee Jong‐Ho,et al.  A compact 2D potential model for subthreshold characterization of nanoscale fully depleted short channel nanowire MOSFETs , 2015 .

[11]  N. Arora,et al.  MOSFET substrate current model for circuit simulation , 1991 .

[12]  Mansun Chan,et al.  Threshold voltage model for deep-submicrometer fully depleted SOI MOSFET's , 1995 .

[13]  A. Seabaugh,et al.  Graphene Nanoribbon Tunnel Transistors , 2008, IEEE Electron Device Letters.

[14]  Mahdiar Hosein Ghadiry,et al.  An analytical approach to calculate effective channel length in graphene nanoribbon field effect transistors , 2013, Microelectron. Reliab..

[15]  Tomislav Suligoj,et al.  Analytical models of front- and back-gate potential distribution and threshold voltage for recessed source/drain UTB SOI MOSFETs , 2009 .

[16]  Aachen,et al.  A Graphene Field-Effect Device , 2007, IEEE Electron Device Letters.

[17]  Hei Wong,et al.  A physically-based MOS transistor avalanche breakdown model , 1995 .

[18]  Chandan Kumar Sarkar,et al.  A threshold voltage model for short-channel MOSFETs taking into account the varying depth of channel depletion layers around the source and drain , 2008, Microelectron. Reliab..

[20]  Kamal K. Saha,et al.  First-principles quantum transport modeling of thermoelectricity in single-molecule nanojunctions with graphene nanoribbon electrodes , 2012 .

[21]  Jason C. S. Woo,et al.  Two-dimensional analytic modeling of very thin SOI MOSFETs , 1990 .

[22]  Jun Hu,et al.  Performance and stability analysis of monolayer single‐walled carbon nanotube interconnects , 2015 .

[23]  Asrulnizam Abd Manaf,et al.  Design and analysis of a new carbon nanotube full adder cell , 2011 .

[24]  Jason C. S. Woo,et al.  Two-dimensional analytic modeling of very thin SOI MOSFETs , 1989, IEEE SOS/SOI Technology Conference.

[25]  Ching-Yuan Wu,et al.  A new 2-D analytic threshold-voltage model for fully depleted short-channel SOI MOSFET's , 1993 .

[26]  F. Fang,et al.  Hot Electron Effects and Saturation Velocities in Silicon Inversion Layers , 1970 .

[27]  H. Kosina,et al.  Study of thermal properties of graphene-based structures using the force constant method , 2012, 1202.1988.

[28]  C. Berger,et al.  Electronic Confinement and Coherence in Patterned Epitaxial Graphene , 2006, Science.

[29]  G. Iannaccone,et al.  Model and Performance Evaluation of Field-Effect Transistors Based on Epitaxial Graphene on SiC , 2009, IEEE Transactions on Electron Devices.

[30]  Denis Weaire,et al.  Introduction to Physical Mathematics , 1985 .

[31]  H. Beneking,et al.  Drift velocity saturation in MOS transistors , 1970 .

[32]  Y. Deng,et al.  A surface‐potential‐based model for silicon nanowire junctionless field‐effect transistors including interface traps , 2014 .