A fast algorithm for power optimization using multiple voltages in data path synthesis

In this paper, we propose a fast iterative improvement algorithm to optimize power consumption during data path synthesis using multiple supply voltages and threshold voltages. We do scheduling, binding and voltage assignment simultaneously by applying some heuristic strategies such that power consumption can be quickly optimized to a considerable level. Experimental results on a number of standard benchmarks using three supply voltage levels and three threshold voltage levels show that an average power saving of 36.186% can be obtained compared to using a single supply voltage level (with a time constraint of 1.2 times the critical path delay and a resource constraint of two function unit each type)

[1]  Massoud Pedram,et al.  Energy Minimization Using Multiple Supply Voltages , 1997 .

[2]  Dennis Sylvester,et al.  Minimizing total power by simultaneous V/sub dd//V/sub th/ assignment , 2004, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[3]  C. Chakrabarti,et al.  A low power scheduling scheme with resources operating at multiple voltages , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[4]  Kaushik Roy,et al.  Low-Power CMOS VLSI Circuit Design , 2000 .

[5]  Dennis Sylvester,et al.  Minimizing total power by simultaneous V/sub dd//V/sub th/ assignment , 2004, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[6]  Niraj K. Jha,et al.  Leakage power analysis and reduction during behavioral synthesis , 2002, IEEE Trans. Very Large Scale Integr. Syst..

[7]  Dennis Sylvester,et al.  Minimizing Total Power by Simultaneous Assignment , 2004 .

[8]  Henry Selvaraj,et al.  A scheduling and partitioning scheme for low power circuit operating at multiple voltages , 2003, Euromicro Symposium on Digital System Design, 2003. Proceedings..

[9]  Chi-ying Tsui,et al.  Improving the efficiency of power simulators by input vector compaction , 1996, 33rd Design Automation Conference Proceedings, 1996.

[10]  A. Chatterjee,et al.  Algorithm for achieving minimum energy consumption in CMOS circuits using multiple supply and threshold voltages at the module level , 2003, ICCAD-2003. International Conference on Computer Aided Design (IEEE Cat. No.03CH37486).

[11]  Srinivas Katkoori,et al.  Resource allocation and binding approach for low leakage power , 2003, 16th International Conference on VLSI Design, 2003. Proceedings..