FSI Simulation of Wire Sweep PBGA Encapsulation Process Considering Rheology Effect
暂无分享,去创建一个
Wei Keat Loh | M. A. Mujeebu | Chun Keang Ooi | C. K. Ooi | W. K. Loh | M. Mujeebu | D. Ramdan | Z. Abdullah | R. Ooi | D. Ramdan | Z. M. Abdullah | Renn Chan Ooi
[1] Hans-Peter Kersken,et al. A problem solving environment for multidisciplinary coupled simulations in computational grids , 2005, Future Gener. Comput. Syst..
[2] S. A. Bidstrup-Allen,et al. Computational Modeling and Validation of the Encapsulation of Plastic Packages by Transfer Molding , 2000 .
[3] Samuel A. Lowry,et al. Time-Accurate, 3-D Computation of Wire Sweep During Plastic Encapsulation of Electronic Components computational technique is developed for accurate prediction of wire sweep during , 2001 .
[4] T. Y. Lin,et al. New encapsulation development for fine pitch IC devices , 2005, Microelectron. Reliab..
[5] M. K. Abdullah,et al. Numerical analysis on the effects of different inlet gates and gap heights in TQFP encapsulation process , 2011 .
[6] Andrew A. O. Tay,et al. Transient three dimensional simulation of mold filling and wire sweep in an overmold BGA package , 2002, 52nd Electronic Components and Technology Conference 2002. (Cat. No.02CH37345).
[7] Masayasu Ishiko,et al. Design concept for wire-bonding reliability improvement by optimizing position in power devices , 2006, Microelectron. J..
[8] Klaus Wolf,et al. MPCCI - THE GENERL CODE COUPLING INTERFACE , 2007 .
[9] Rong-Yeu Chang,et al. Three-dimensional CAE of wire-sweep in microchip encapsulation , 2004 .
[10] Jeng-Nan Lee,et al. The wire sweep analysis based on the evaluation of the bending and twisting moments for semiconductor packaging , 2006 .
[11] Amip J. Shah,et al. Wiresweep Reduction via Direct Cavity Injection During Encapsulation of Stacked Chip-Scale Packages , 2007 .
[12] Yong-Seog Kim,et al. Thermally conductive EMC (epoxy molding compound) for microelectronic encapsulation , 1999 .
[13] M. Pecht,et al. Characterization of Encapsulant Properties , 2009 .
[14] W. R. Jong,et al. Wire density in CAE analysis of high pin-count IC packages : Simulation and verification , 2005 .
[15] K. S. Yeo,et al. A three-dimensional modeling of wire sweep incorporating resin cure , 1996 .
[16] Sheng-Jye Hwang,et al. An Efficient Solution for Wire Sweep Analysis in IC Packaging , 2003 .
[17] Tobias Neckel,et al. A coupling environment for partitioned multiphysics simulations applied to fluid-structure interaction scenarios , 2010, ICCS.
[18] Michael Schäfer,et al. Grid movement techniques and their influence on laminar fluid–structure interaction computations , 2008 .
[19] Sheng-Jye Hwang,et al. Simulations and experiments of three-dimensional paddle shift for IC packaging , 2008 .
[20] Michael Pecht,et al. Encapsulation Technologies for Electronic Applications , 2019 .
[22] Jeng-Nan Lee,et al. A method to determine the sweep resistance of wire bonds for microelectronic packaging , 2008 .
[23] Lim Beng Kuan,et al. Package design optimization and materials selection for stack die BGA package , 2004, IEEE/CPMT/SEMI 29th International Electronics Manufacturing Technology Symposium (IEEE Cat. No.04CH37585).
[24] Mohd Zulkifly Abdullah,et al. Finite volume based CFD simulation of pressurized flip-chip underfill encapsulation process , 2010, Microelectron. Reliab..
[25] Choonheung Lee,et al. Rheological characterization and full 3D mold flow simulation in multi-die stack CSP of chip array packaging , 2006, 56th Electronic Components and Technology Conference 2006.
[26] Ji‐Zhao Liang. Pressure effect of viscosity for polymer fluids in die flow , 2001 .
[27] M. K. Abdullah,et al. Three-dimensional numerical and experimental investigations on polymer rheology in meso-scale injection molding , 2010 .
[28] M. Abdul Mujeebu,et al. Effect of vertical stacking dies on flow behavior of epoxy molding compound during encapsulation of stacked-chip scale packages , 2010 .