A low power 5 GHz direct digital synthesizer designed in SiGe technology

This paper presents a low power high-speed direct digital synthesizer (DDS), designed in a 47 GHz SiGe technology. The ROM-less DDS includes an 8-bit accumulator and an 8 bit cosine-weighted digital-to-analog converter (DAC) operating at a maximum 5 GHz clock frequency. The DDS core occupies an area of 2 mm/sup 2/ and consumes less than 2 W power with a 3.3 V supply voltage. The 5 GHz MMIC provides a frequency synthesis and modulation means for L-band applications.

[1]  Lee-Sup Kim,et al.  A high speed direct digital frequency synthesizer using a low power pipelined parallel accumulator , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[2]  S. I. Long,et al.  A GaAs 4-bit adder-accumulator circuit for direct digital synthesis , 1988 .

[3]  A. Gutierrez-Aitken,et al.  Ultra high speed direct digital synthesizer using InP DHBT technology , 2001, GaAs IC Symposium. IEEE Gallium Arsenide Integrated Circuit Symposium. 23rd Annual Technical Digest 2001 (Cat. No.01CH37191).