Hierarchical DSP architectural synthesis and scheduling solution for "IRIS"

Increasingly, DSP design flows need to cope with a hierarchy involving complex components rather than simple blocks such as multipliers. The paper outlines some of the challenges of such a design approach using a wave digital filter example. The paper outlines how an "in-house" architectural synthesis tool, IRIS, has been modified to synthesize such structures. An extended MARS (Minnesota architecture synthesis) scheduling algorithm for hierarchical scheduling is also proposed for reducing the area of the synthesized circuit.

[1]  Pierre G. Paulin,et al.  Force-directed scheduling for the behavioral synthesis of ASICs , 1989, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Bruce D. Shriver,et al.  Some Experiments in Local Microcode Compaction for Horizontal Machines , 1981, IEEE Transactions on Computers.

[3]  R. Woods,et al.  High sampling rate retimed DLMS filter implementations in Virtex-II FPGA , 2002, IEEE Workshop on Signal Processing Systems.

[4]  Keshab K. Parhi,et al.  The MARS High-Level DSP Synthesis System , 1994 .

[5]  Chong-Min Kyung,et al.  Fast and near optimal scheduling in automatic data path synthesis , 1991, 28th ACM/IEEE Design Automation Conference.

[6]  Youn-Long Lin,et al.  A new integer linear programming formulation for the scheduling problem in data path synthesis , 1989, 1989 IEEE International Conference on Computer-Aided Design. Digest of Technical Papers.

[7]  Wolfgang Rosenstiel,et al.  Resource sharing in hierarchical synthesis , 1997, ICCAD 1997.

[8]  Stewart Lawson,et al.  Wave digital filters , 1990 .

[9]  Roger F. Woods,et al.  FPGA-based system-level design framework based on the IRIS synthesis tool and System Generator , 2002, 2002 IEEE International Conference on Field-Programmable Technology, 2002. (FPT). Proceedings..