论文信息 - A charge-control transistor model for network analysis programs

A charge-control transistor model for network analysis programs

A representation is given of an Ebers-Moll model with charge control that employs only standard circuit elements. Storage of carriers associated with current flow is represented with the aid of two current-controlled voltage generators.

H. K. Gummel

[1] J. Ebers,et al. Large-Signal Behavior of Junction Transistors , 1954, Proceedings of the IRE.

[2] John Logan,et al. Analog computer simulation of semiconductor circuits , 1968, AFIPS '68 (Spring).

[3] Dankwart Koehler. The charge-control concept in the form of equivalent circuits, representing a link between the classic large signal diode and transistor models , 1967 .

[4] J. Early. Effects of Space-Charge Layer Widening in Junction Transistors , 1952, Proceedings of the IRE.