System-level power evaluation metrics

High-level power estimation is a key issue for IC designers and system engineers. The goal is to widely explore the architectural design space and to compare alternative solutions, while maintaining an acceptable accuracy and a competitive design time. In this paper, an approach is proposed for evaluating the system-level power consumption of embedded systems implemented by using VLSI circuits. Accurate and efficient early power evaluation metrics have been defined to guide the system-level partitioning phase of a more general HW/SW co-design approach for control dominated embedded systems. The hardware and software contributions to the power consumption at the system-level have been considered as well as the contribution of the HW/SW communication.

[1]  Sharad Malik,et al.  Power analysis of embedded software: a first step towards software power minimization , 1994, IEEE Trans. Very Large Scale Integr. Syst..

[2]  Frank Vahid,et al.  A binary-constraint search algorithm for minimizing hardware during hardware/software partitioning , 1994, EURO-DAC '94.

[3]  Donatella Sciuto,et al.  Tosca: A Pragmatic Approach To Co-Design Automation Of Control-Dominated Systems , 1996 .

[4]  Anantha P. Chandrakasan,et al.  Minimizing power consumption in digital CMOS circuits , 1995, Proc. IEEE.

[5]  Sharad Malik,et al.  A Survey of Optimization Techniques Targeting Low Power VLSI Circuits , 1995, 32nd Design Automation Conference.

[6]  Raul Camposano,et al.  Embedded system design , 1996, Des. Autom. Embed. Syst..

[7]  Jianwen Zhu,et al.  Specification and Design of Embedded Systems , 1998, Informationstechnik Tech. Inform..

[8]  Luciano Lavagno,et al.  A case study in computer-aided co-design of embedded controllers , 1994, Des. Autom. Embed. Syst..

[9]  Cristina Silvano,et al.  A VHDL-based approach for power estimation of embedded systems , 1997, J. Syst. Archit..

[10]  H. Veit,et al.  CASTLE: an interactive environment for HW-SW co-design , 1994, Third International Workshop on Hardware/Software Codesign.

[11]  Thomas D. Burd,et al.  Energy efficient CMOS microprocessor design , 1995, Proceedings of the Twenty-Eighth Annual Hawaii International Conference on System Sciences.

[12]  Donatella Sciuto,et al.  The use of a virtual instruction set for the software synthesis of Hw/Sw embedded systems , 1996, Proceedings of 9th International Symposium on Systems Synthesis.

[13]  Daniel D. Gajski,et al.  Area and performance estimation from system-level specifications , 1992 .

[14]  Petru Eles,et al.  Hardware/software partitioning with iterative improvement heuristics , 1996, Proceedings of 9th International Symposium on Systems Synthesis.

[15]  Giovanni De Micheli,et al.  Hardware/Software Co-Design: Application Domains and Design Technologies , 1996 .

[16]  Donatella Sciuto,et al.  Co-synthesis and co-simulation of control-dominated embedded systems , 1996, Des. Autom. Embed. Syst..

[17]  Cristina Silvano,et al.  A conceptual analysis framework for low power design of embedded systems , 1996, 1996 Proceedings. Eighth Annual IEEE International Conference on Innovative Systems in Silicon.

[18]  Wayne Wolf,et al.  Process partitioning for distributed embedded systems , 1996, Proceedings of 4th International Workshop on Hardware/Software Co-Design. Codes/CASHE '96.

[19]  Sharad Malik,et al.  Instruction level power analysis and optimization of software , 1996, J. VLSI Signal Process..

[20]  Paul E. Landman,et al.  High-level power estimation , 1996, Proceedings of 1996 International Symposium on Low Power Electronics and Design.