Real-time implementation of time domain harmonic scaling of speech for rate modification and coding

Time domain harmonic scaling (TDHS) has been realized in real time on the Bell Laboratories digital signal processing (DSP) integrated circuit. It is an algorithm that can expand or compress the bandwidth and sampling rate of speech by taking advantage of the pitch structure in the speech signal. As such it is useful in a variety of speech applications including speech coding, speech enhancement, and rate modification. A single DSP can perform compression and a second DSP can perform expansion. Both operations require pitch information to be supplied with the input speech. Included in the system is a real-time pitch/periodicity detector which has also been implemented on a single DSP. Its design is based on a novel modification of the autocorrelation function type pitch detector. This paper presents details of both the TDHS and pitch detector implementation and discusses their performances. In particular in this paper we discuss a 2:1 compression and expansion system that has been used as part of a 9.6 kbit/s speech coder. TDHS was previously thought to require a much larger buffer than the RAM memory available in the DSP. We show that for all the compression/expansion ratios of interest the buffer size needed is twice the maximum pitch period.

[1]  B Gold,et al.  Parallel processing techniques for estimating pitch periods of speech in the time domain. , 1969, The Journal of the Acoustical Society of America.

[2]  Ieee Acoustics,et al.  IEEE Transactions on Acoustics, Speech, and Signal Processing , 1974 .

[3]  M. J. Cheng,et al.  Comparative performance study of several pitch detection algorithms , 1975 .

[4]  Lawrence R. Rabiner.  A simplified computational algorithm for implementing FIR digital filters , 1977 .

[5]  Ronald E. Crochiere.  A novel approach for implementing pitch prediction in sub-band coding , 1979, ICASSP.

[6]  David Malah,et al.  Time-domain algorithms for harmonic bandwidth reduction and time scaling of speech signals , 1979 .

[7]  M.G. Bellanger,et al.  Digital processing of speech signals , 1980, Proceedings of the IEEE.

[8]  Ronald E. Crochiere,et al.  Performance of transform and subband coding systems combined with harmonic scaling of speech , 1981 .

[9]  David Malah,et al.  A technique for perceptually reducing periodically structured noise in speech , 1981, ICASSP.

[10]  Ronald E. Crochiere,et al.  A 9.6 kb/s speech coder using the Bell laboratories DSP integrated circuit , 1982, ICASSP.

[11]  David Malah,et al.  A generalized comb filtering technique for speech enhancement , 1982, ICASSP.

[12]  Ronald E. Crochiere,et al.  A single chip speech periodicity detector , 1982, ICASSP.

[13]  Khen-Sang Tan,et al.  A chip set for audio frequency digital signal processing , 1982, ICASSP.

[14]  Glen J. Culler,et al.  A high performance VLSI CMOS arithmetic processor chip , 1982, ICASSP.

[15]  W. Daumer.  Subjective Evaluation of Several Efficient Speech Coders , 1982, IEEE Trans. Commun..

[16]  David Karlin,et al.  VLSI Building blocks for digital signal processing , 1982, ICASSP.

[17]  Ronald E. Crochiere,et al.  Real-Time Speech Coding , 1982, IEEE Trans. Commun..

[18]  K. Inoue,et al.  An LSI digital signal processor , 1982, ICASSP.

[19]  Frederick A. Williams.  An expandable single-IC digital filter/Correlator , 1982, ICASSP.

[20]  Abraham Peled,et al.  The architecture of the real-time signal processor , 1982, ICASSP.