Physical Insight Toward Heat Transport and an Improved Electrothermal Modeling Framework for FinFET Architectures

We report on the thermal failure of fin-shaped field-effect transistor (FinFET) devices under the normal operating condition. Pre- and post failure characteristics are investigated. A detailed physical insight on the lattice heating and heat flux in a 3-D front end of the line and complex back end of line-of a logic circuit network-is given for bulk/silicon-on-insulator (SOI) FinFET and extremely thin SOI devices using 3-D TCAD. Moreover, the self-heating behavior of both the planar and nonplanar devices is compared. Even bulk FinFET shows critical self-heating. Layout, device, and technology design guidelines (based on complex 3-D TCAD) are given for a robust on-chip thermal management. Finally, an improved framework is proposed for an accurate electrothermal modeling of various FinFET device architectures by taking into account all major heat flux paths.

[1]  S. K. Cheng,et al.  Effects of operating temperature on electrical parameters in an analog process , 1989, IEEE Circuits and Devices Magazine.

[2]  M. Berger,et al.  Estimation of heat transfer in SOI-MOSFETs , 1991 .

[3]  Kenneth E. Goodson,et al.  Measurement and modeling of self-heating in SOI nMOSFET's , 1994 .

[4]  Massimo Rudan,et al.  Impact-ionization in silicon at large operating temperature , 1999, 1999 International Conference on Simulation of Semiconductor Processes and Devices. SISPAD'99 (IEEE Cat. No.99TH8387).

[5]  C. Tretz,et al.  Assessing circuit level impact of self-heating in 0.13 /spl mu/m SOI CMOS , 2001, 2001 IEEE International SOI Conference. Proceedings (Cat. No.01CH37207).

[6]  K. A. Jenkins,et al.  Impact of self-heating on digital SOI and strained-silicon CMOS circuits , 2003, 2003 IEEE International Conference on SOI.

[7]  E. Pop,et al.  Thermal analysis of ultra-thin body device scaling [SOI and FinFet devices] , 2003, IEEE International Electron Devices Meeting 2003.

[8]  J. Bokor,et al.  Reliability study of CMOS FinFETs , 2003, IEEE International Electron Devices Meeting 2003.

[9]  Heat flow in SOI current mirrors , 2003, International Semiconductor Device Research Symposium, 2003.

[10]  M. Rudan,et al.  Investigation about the high-temperature impact-ionization coefficient in silicon , 2004, Proceedings of the 30th European Solid-State Circuits Conference (IEEE Cat. No.04EX850).

[11]  Ming Zhu,et al.  A new structure of SOI MOSFET for reducing self-heating effect , 2004 .

[12]  M. Cheng,et al.  Application of heat flow models to SOI current mirrors , 2004 .

[13]  E. Pop,et al.  Thermal phenomena in nanoscale transistors , 2006, The Ninth Intersociety Conference on Thermal and Thermomechanical Phenomena In Electronic Systems (IEEE Cat. No.04CH37543).

[14]  K. Yahashi,et al.  Process integration technology and device characteristics of CMOS FinFET on bulk silicon substrate with sub-10 nm fin width and 20 nm gate length , 2005, IEEE InternationalElectron Devices Meeting, 2005. IEDM Technical Digest..

[15]  K. Goodson,et al.  CHAPTER II . 3 THERMAL CONDUCTION IN SILICON MICRO-AND NANOSTRUCTURES , 2005 .

[16]  Denis Flandre,et al.  Effective mobility in FinFET structures with HfO2 and SiON gate dielectrics and TaN gate electrode , 2005 .

[17]  C. Duvvury,et al.  Unique ESD Failure Mechanism in a MuGFET Technology , 2006, 2006 International Electron Devices Meeting.

[18]  Wolfgang Rösner,et al.  Simulation of nanoscale MOSFETs using modified drift-diffusion and hydrodynamic models and comparison with Monte Carlo results , 2006 .

[19]  Donggun Park,et al.  Characteristics of the full CMOS SRAM cell using body-tied TG MOSFETs (bulk FinFETs) , 2006, IEEE Transactions on Electron Devices.

[20]  Ching-Te Chuang,et al.  Self-Consistent and Efficient Electro-Thermal Analysis for Poly/Metal Gate FinFETs , 2006, 2006 International Electron Devices Meeting.

[21]  Jean-Pierre Colinge,et al.  FinFETs and Other Multi-Gate Transistors , 2007 .

[22]  K. Endo,et al.  Modeling and Analysis of Self-Heating in FinFET Devices for Improved Circuit and EOS/ESD Performance , 2007, 2007 IEEE International Electron Devices Meeting.

[23]  N. Singh,et al.  Nanowire FETs for low power CMOS applications featuring novel gate-all-around single metal FUSI gates with dual Φm and VT tune-ability , 2008, 2008 IEEE International Electron Devices Meeting.

[24]  W. Haensch,et al.  Demonstration of highly scaled FinFET SRAM cells with high-κ/metal gate and investigation of characteristic variability for the 32 nm node and beyond , 2008, 2008 IEEE International Electron Devices Meeting.

[25]  Soha Hassoun,et al.  Electro-Thermal Analysis of Multi-Fin Devices , 2008, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[26]  O. Rozeau,et al.  High immunity to threshold voltage variability in undoped ultra-thin FDSOI MOSFETs and its physical understanding , 2008, 2008 IEEE International Electron Devices Meeting.

[27]  D. Varghese,et al.  Device Design and Optimization Considerations for Bulk FinFETs , 2008, IEEE Transactions on Electron Devices.

[28]  Dinesh Kumar Sharma,et al.  Benchmarking the device performance at sub 22 nm node technologies using an SoC framework , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[29]  B. Parvais,et al.  The device architecture dilemma for CMOS technologies: Opportunities & challenges of finFET over planar MOSFET , 2009, 2009 International Symposium on VLSI Technology, Systems, and Applications.

[30]  J. Liaw,et al.  A 25-nm gate-length FinFET transistor module for 32nm node , 2009, 2009 IEEE International Electron Devices Meeting (IEDM).

[31]  Maryam Shojaei Baghini,et al.  A Novel Bottom Spacer FinFET Structure for Improved Short-Channel, Power-Delay, and Thermal Performance , 2010, IEEE Transactions on Electron Devices.

[32]  H Gossner,et al.  Toward System on Chip (SoC) Development Using FinFET Technology: Challenges, Solutions, Process Co-Development & Optimization Guidelines , 2011, IEEE Transactions on Electron Devices.

[33]  Harald Gossner,et al.  On the thermal failure in nanoscale devices: Insight towards heat transport including critical BEOL and design guidelines for robust thermal management & EOS/ESD reliability , 2011, 2011 International Reliability Physics Symposium.

[34]  Hong-Yu Chen,et al.  Low-Resistance Electrical Contact to Carbon Nanotubes With Graphitic Interfacial Layer , 2012, IEEE Transactions on Electron Devices.