A novel SCR macromodel for ESD circuit simulation

Modeling the circuit behavior of electrostatic discharge (ESD) protection devices under typical ESD stress transients is critical to understanding ESD protection circuit behavior. We present a novel macromodel which greatly reduces the time and effort required to develop circuit simulation models of SCR (silicon controlled rectifier) structures. Simulation results using the SCR macromodel to model LVTSCR behavior under both HBM and CDM stress are presented.

[1]  H. Gieser,et al.  Very fast transmission line pulsing of integrated structures and the charged device model , 1998, IEEE Transactions on Components, Packaging, and Manufacturing Technology: Part C.

[2]  K. Narita,et al.  A simulation analysis of quarter-micron CMOS LSI input circuit behavior under CDM-ESD for protection device improvement , 1999, Electrical Overstress/Electrostatic Discharge Symposium Proceedings. 1999 (IEEE Cat. No.99TH8396).

[3]  C. Duvvury,et al.  Advanced CMOS protection device trigger mechanisms during CDM , 1995, Electrical Overstress/Electrostatic Discharge Symposium Proceedings.

[4]  Sung-Mo Kang,et al.  Circuit-level electrothermal simulation of electrical overstress failures in advanced MOS I/O protection devices , 1994, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[5]  Elyse Rosenbaum,et al.  Breakdown and latent damage of ultra-thin gate oxides under ESD stress conditions , 2000, Electrical Overstress/Electrostatic Discharge Symposium Proceedings 2000 (IEEE Cat. No.00TH8476).

[6]  Charvaka Duvvury.  ESD: design for IC chip quality and reliability , 2000, Proceedings IEEE 2000 First International Symposium on Quality Electronic Design (Cat. No. PR00525).

[7]  Elyse Rosenbaum,et al.  Accurate wafer-level measurement of ESD protection device turn-on using a modified very fast transmission-line pulse system , 2001 .

[8]  E. Rosenbaum,et al.  Breakdown and latent damage of ultra-thin gate oxides under ESD stress conditions , 2000 .

[9]  Mark R. Pinto,et al.  Computation of steady-state CMOS latchup characteristics , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[10]  Patrick Alfred Juliano.  Measurement, Modeling, and Simulation of Fast Transients in ESD Devices , 2001 .