An analog performance estimator for improving the effectiveness of CMOS analog systems circuit synthesis

Critical to the automation of analog circuit systems is the estimation process of performance parameters which are used to guide the topology selection and circuit sizing processes. This paper presents a methodology to improve the effectiveness of the CMOS analog system circuit synthesis search process by developing an Analog Performance Estimator (APE) tool. APE is capable of accepting the design parameters of an analog circuit and determine its performance parameters along with anticipated sizes of all the circuit elements. The APE is structured as a hierarchical estimation engine containing performance models of analog circuits at various levels of abstraction.

[1]  Alberto L. Sangiovanni-Vincentelli,et al.  DELIGHT.SPICE: an optimization-based system for the design of integrated circuits , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[2]  Rob A. Rutenbar,et al.  Synthesis of high-performance analog circuits in ASTRX/OBLX , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[3]  Georges Gielen,et al.  ISAAC: a symbolic simulator for analog integrated circuits , 1989, IEEE J. Solid State Circuits.

[4]  Rob A. Rutenbar,et al.  Synthesis tools for mixed-signal ICs: progress on frontend and backend strategies , 1996, DAC '96.

[5]  Willy M. C. Sansen,et al.  DONALD: a workbench for interactive design space exploration and sizing of analog circuits , 1991, Proceedings of the European Conference on Design Automation..

[6]  P.R. Gray,et al.  OPASYN: a compiler for CMOS operational amplifiers , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[7]  Domine Leenaerts,et al.  DARWIN: CMOS opamp Synthesis by Means of a Genetic Algorithm , 1995, 32nd Design Automation Conference.

[8]  Antonio Torralba,et al.  FASY: a fuzzy-logic based tool for analog synthesis , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[9]  Alex Doboli,et al.  A VHDL-AMS compiler and architecture generator for behavioral synthesis of analog systems , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).

[10]  Mohamed I. Elmasry,et al.  STAIC: an interactive framework for synthesizing CMOS and BiCMOS analog circuits , 1992, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Leopoldo García Franquelo,et al.  Circuit performance modeling by means of fuzzy logic , 1996, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Rob A. Rutenbar,et al.  OASYS: a framework for analog circuit synthesis , 1989, Proceedings., Second Annual IEEE ASIC Seminar and Exhibit,.

[13]  Brian A. A. Antao,et al.  Techniques for synthesis of analog integrated circuits , 1992, IEEE Design & Test of Computers.

[14]  A.S. Sedra,et al.  Analog MOS integrated circuits for signal processing , 1987, Proceedings of the IEEE.

[15]  Lawrence T. Pileggi,et al.  Asymptotic waveform evaluation for timing analysis , 1990, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[16]  Eric A. Vittoz,et al.  IDAC: an interactive design tool for analog CMOS circuits , 1987 .

[17]  Willy Sansen,et al.  ARIADNE: A constraint-based approach to computer-aided synthesis and modeling of Analog integrated circuits , 1993 .

[18]  Ranga Vemuri,et al.  Hierarchical constraint transformation using directed interval search for analog system synthesis , 1999, Design, Automation and Test in Europe Conference and Exhibition, 1999. Proceedings (Cat. No. PR00078).