Exploring the performance of partially reconfigurable point-to-point interconnects
暂无分享,去创建一个
[1] Jae Young Hur,et al. Partially Reconfigurable Point-to-Point Interconnects in Virtex-II Pro FPGAs , 2007, ARC.
[2] Thilo Pionteck,et al. Applying Partial Reconfiguration to Networks-On-Chips , 2006, 2006 International Conference on Field Programmable Logic and Applications.
[3] Ali Ahmadinia,et al. Dynamic interconnection of reconfigurable modules on reconfigurable devices , 2005, IEEE Design & Test of Computers.
[4] Dirk Koch,et al. Partial Reconfiguration on FPGAs - Architectures, Tools and Applications , 2012, Lecture Notes in Electrical Engineering.
[5] Jean-Luc Dekeyser,et al. Massively parallel processing on a chip , 2007, CF '07.
[6] Akash Kumar,et al. An area-efficient partially reconfigurable crossbar switch with low reconfiguration delay , 2012, 22nd International Conference on Field Programmable Logic and Applications (FPL).
[7] Scott McMillan,et al. A high I/O reconfigurable crossbar switch , 2003, 11th Annual IEEE Symposium on Field-Programmable Custom Computing Machines, 2003. FCCM 2003..
[8] Luca Benini,et al. Networks on Chips : A New SoC Paradigm , 2022 .
[9] Camel Tanougast,et al. CuNoC: A Scalable Dynamic NoC for Dynamically Reconfigurable FPGAs , 2007, 2007 International Conference on Field Programmable Logic and Applications.
[10] Ann Gordon-Ross,et al. Partial Region and Bitstream Cost Models for Hardware Multitasking on Partially Reconfigurable FPGAs , 2015, 2015 IEEE International Parallel and Distributed Processing Symposium Workshop.
[11] Daniel Chillet,et al. Flexible Interconnection Network for Dynamically and Partially Reconfigurable Architectures , 2010, Int. J. Reconfigurable Comput..