The Arm Triple Core Lock-Step (TCLS) Processor

The Arm Triple Core Lock-Step (TCLS) architecture is the natural evolution of Arm Cortex-R Dual Core Lock-Step (DCLS) processors to increase dependability, predictability, and availability in safety-critical and ultra-reliable applications. TCLS is simple, scalable, and easy to deploy in applications where Arm DCLS processors are widely used (e.g., automotive), as well as in new sectors where the presence of Arm technology is incipient (e.g., enterprise) or almost non-existent (e.g., space). Specifically in space, COTS Arm processors provide optimal power-to-performance, extensibility, evolvability, software availability, and ease of use, especially in comparison with the decades old rad-hard computing solutions that are still in use. This article discusses the fundamentals of an Arm Cortex-R5 based TCLS processor, providing key functioning and implementation details. The article shows that the TCLS architecture keeps the use of rad-hard technology to a minimum, namely, using rad-hard by design standard cell libraries only to protect the critical parts that account for less than 4% of the entire TCLS solution. Moreover, when exposure to radiation is relatively low, such as in terrestrial applications or even satellites operating in Low Earth Orbits (LEO), the system could be implemented entirely using commercial cell libraries, relying on the radiation mitigation methods implemented on the TCLS to cope with sporadic soft errors in its critical parts. The TCLS solution allows thus to significantly reduce chip manufacturing costs and keep pace with advances in low power consumption and high density integration by leveraging commercial semiconductor processes, while matching the reliability levels and improving availability that can be achieved using extremely expensive rad-hard semiconductor processes. Finally, the article describes a TRL4 proof-of-concept TCLS-based System-on-Chip (SoC) that has been prototyped and tested to power the computer on-board an Airbus Defence and Space telecom satellite. When compared to the currently used processor solution by Airbus, the TCLS-based SoC results in a more than 5× performance increase and cuts power consumption by more than half.

[1]  Federico Faccio,et al.  Radiation tolerant VLSI circuits in standard deep submicron CMOS technologies for the LHC experiments: practical design aspects , 1999 .

[2]  Carl E. Landwehr,et al.  Basic concepts and taxonomy of dependable and secure computing , 2004, IEEE Transactions on Dependable and Secure Computing.

[3]  A. Johnston Scaling and Technology Issues for Soft Error Rates , 2000 .

[4]  Sarita V. Adve,et al.  Architectures for online error detection and recovery in multicore processors , 2011, 2011 Design, Automation & Test in Europe.

[5]  Yong-Bin Kim,et al.  A 11-Transistor Nanoscale CMOS Memory Cell for Hardening to Soft Errors , 2011, IEEE Transactions on Very Large Scale Integration (VLSI) Systems.

[6]  Michel Pignol,et al.  COTS-based applications in space avionics , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[7]  Narayanan Vijaykrishnan,et al.  Effect of Power Optimizations on Soft Error Rate , 2003, VLSI-SoC.

[8]  Jean-Luc Poupat,et al.  TCLS ARM for Space , 2015 .

[9]  Andreas Steininger,et al.  Software Composability and Mixed Criticality for Triple Modular Redundant Architectures , 2013, SASSUR@SAFECOMP.

[10]  Emre Ozer,et al.  Soft error vulnerability assessment of the real-time safety-related ARM Cortex-R5 CPU , 2016, 2016 IEEE International Symposium on Defect and Fault Tolerance in VLSI and Nanotechnology Systems (DFT).

[11]  Jan Andersson,et al.  GR740: Rad-Hard Quad-Core LEON4FT System-on-Chip , 2015 .

[12]  Ramon-Chips SURVEY OF PROCESSORS FOR SPACE , 2013 .

[13]  Alessandra Vernile,et al.  The Rise of Private Actors in the Space Sector , 2018 .

[14]  Ryan Melton,et al.  Non-radiation hardened microprocessors in space-based remote sensing systems , 2006, SPIE Remote Sensing.

[15]  Emre Ozer,et al.  1 SEU and SET-tolerant ARM Cortex-R 4 CPU for Space and Avionics Applications , 2013 .

[16]  Robert Carlson,et al.  On the Use of System-on-Chip Technology in Next-Generation Instruments Avionics for Space Exploration , 2015, VLSI-SoC.

[17]  Philip Koopman,et al.  Challenges in Autonomous Vehicle Testing and Validation , 2016 .

[18]  Shidhartha Das,et al.  A Triple Core Lock-Step (TCLS) ARM® Cortex®-R5 Processor for Safety-Critical and Ultra-Reliable Applications , 2016, 2016 46th Annual IEEE/IFIP International Conference on Dependable Systems and Networks Workshop (DSN-W).

[19]  K. Schlesier,et al.  Radiation hardening of CMOS/SOS integrated circuits , 1974 .

[20]  Steven H. Voldman,et al.  Latchup in CMOS technology , 1998, 1998 IEEE International Reliability Physics Symposium Proceedings. 36th Annual (Cat. No.98CH36173).

[21]  Franck Koebel,et al.  SCOC3: a space computer on a chip , 2010, 2010 Design, Automation & Test in Europe Conference & Exhibition (DATE 2010).

[22]  Riccardo Mariani,et al.  A flexible microcontroller architecture for fail-safe and fail-operational systems , 2010 .

[23]  B. L. Gregory,et al.  Process technology for radiation-hardened CMOS integrated circuits , 1976 .

[24]  Monica S. Lam,et al.  The cache performance and optimizations of blocked algorithms , 1991, ASPLOS IV.

[25]  James MacKinnon,et al.  CSP Hybrid Space Computing for STP-H5/ISEM on ISS , 2015 .

[26]  F. Irom,et al.  Space processor radiation mitigation and validation techniques for an 1,800 MIPS processor board , 2003, Proceedings of the 7th European Conference on Radiation and Its Effects on Components and Systems, 2003. RADECS 2003..

[27]  E. Normand Single event upset at ground level , 1996 .

[28]  Akira Miura,et al.  Index: piggy-back satellite for aurora observation and technology demonstration , 2001 .

[29]  R. Koga,et al.  Application of hardness-by-design methodology to radiation-tolerant ASIC technologies , 2000 .

[30]  Gary Crum,et al.  CeREs: a Compact Radiation bElt Explorer , 2014 .

[31]  T. Calin,et al.  Upset hardened memory design for submicron CMOS technology , 1996 .

[32]  Dimitris Gizopoulos,et al.  MeRLiN: Exploiting dynamic instruction behavior for fast and accurate microarchitecture level reliability assessment , 2017, 2017 ACM/IEEE 44th Annual International Symposium on Computer Architecture (ISCA).

[33]  R.,et al.  Challenges in hardening technologies using shallow-trench isolation , 1998 .

[34]  Renato J. O. Figueiredo,et al.  A Flexible Approach to Improving System Reliability with Virtual Lockstep , 2012, IEEE Transactions on Dependable and Secure Computing.

[35]  Emre Ozer,et al.  Addressing Functional Safety Challenges in Autonomous Vehicles with the Arm TCL S Architecture , 2018, IEEE Design & Test.