A 10-bit 200-kS/s 1.76-μW SAR ADC with Hybrid CAP-MOS DAC for Energy-Limited Applications

This paper presents a low-power and area efficient 10-bit SAR ADC with hybrid capacitive-MOS consisting of a 7-bit MSB capacitive DAC (CDAC) and a 3-bit LSB MOS DAC, which consumes less power and much smaller chip area than a pure CDAC. Instead of using a string of 8 MOS transistors to control one unit capacitor, the 3-bit LSB MOS DAC is realized by a MOS string with 4 native MOS transistors to control 2 unit capacitors, which allows higher voltage drop and more reliable operation for each unit MOS. The overall energy consumption of the proposed CAP-MOS DAC is reduced by 56.2% compared with a Vcm-based 10-bit pure CDAC. Under a 200-kS/s conversion rate, the prototype 10-bit SAR ADC is implemented in a 0.18-μm CMOS technology, showing an SNDR/ SFDR of 56.91 dB/68.56 dB at 99-kHz input under a 0.6-V power-supply, while consuming 1.76 μW at 200 kS/s for a FoM of 15.38 fJ/step. The peak DNL and INL are +0.27/−0.21 LSB and +0.43/−0.45 LSB, respectively. The ADC occupies a small active area of 0.097 mm2.

[1]  Yeonam Yoon,et al.  A 0.7-V 0.6- $\mu \text{W}$ 100-kS/s Low-Power SAR ADC With Statistical Estimation-Based Noise Reduction , 2017, IEEE Journal of Solid-State Circuits.

[2]  Chih-Cheng Hsieh,et al.  A 2.4-to-5.2fJ/conversion-step 10b 0.5-to-4MS/s SAR ADC with charge-average switching DAC in 90nm CMOS , 2013, 2013 IEEE International Solid-State Circuits Conference Digest of Technical Papers.

[3]  Anantha Chandrakasan,et al.  A 10 bit SAR ADC With Data-Dependent Energy Reduction Using LSB-First Successive Approximation , 2014, IEEE Journal of Solid-State Circuits.

[4]  Franco Maloberti,et al.  A 10-bit 100-MS/s Reference-Free SAR ADC in 90 nm CMOS , 2010, IEEE Journal of Solid-State Circuits.

[5]  Nan Sun,et al.  A 24-µW 11-bit 1-MS/s SAR ADC with a bidirectional single-side switching technique , 2014, ESSCIRC 2014 - 40th European Solid State Circuits Conference (ESSCIRC).

[6]  Jin-Yi Lin,et al.  A 0.3 V 10-bit 1.17 f SAR ADC With Merge and Split Switching in 90 nm CMOS , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.

[7]  Efstratios Skafidas,et al.  Design of hybrid resistive-capacitive DAC for SAR A/D converters , 2012, 2012 19th IEEE International Conference on Electronics, Circuits, and Systems (ICECS 2012).

[8]  Yintang Yang,et al.  D/A conversion networks for high-resolution SAR A/D converters , 2011 .

[9]  Kong-Pang Pun,et al.  A Charge Recycling SAR ADC With a LSB-Down Switching Scheme , 2015, IEEE Transactions on Circuits and Systems I: Regular Papers.