A digit-serial architecture for gray-scale morphological filtering

We present a digit-serial architecture for gray-scale morphological operations that operate on radix-2 redundant numbers. We present new implementations for a redundant number adder and a maximum unit that are used in the morphological dilation unit. These new designs have areas comparable to 2's complement implementations but have significantly smaller latencies

[1]  Lori E. Lucke,et al.  A digit-serial architecture for gray-scale morphological filtering , 1994, Proceedings of IEEE International Symposium on Circuits and Systems - ISCAS '94.

[2]  Keshab K. Parhi,et al.  A fast VLSI adder architecture , 1992 .

[3]  Sun-Yuan Kung,et al.  Integrated fast implementation of mathematical morphology operations in image processing , 1990, IEEE International Symposium on Circuits and Systems.

[4]  Nirwan Ansari,et al.  Practical VLSI realization of morphological operations , 1991, Other Conferences.

[5]  M. Djunatan,et al.  A programmable real-time systolic processor architecture for image morphological operations, binary template matching and min/max filtering , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.

[6]  Edward R. Dougherty,et al.  Morphological methods in image and signal processing , 1988 .

[7]  David G. Messerschmitt,et al.  Improving the iteration bound of finite state machines , 1989, IEEE International Symposium on Circuits and Systems,.

[8]  J. Yu,et al.  Parallel morphological image processing with an opto-electronic VLSI array processor , 1993, 1993 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[9]  Chein-Wei Jen,et al.  A VLSI architecture for gray-scale morphological filtering and its application , 1991, 1991., IEEE International Sympoisum on Circuits and Systems.

[10]  Tomás Lang,et al.  On-the-Fly Conversion of Redundant into Conventional Representations , 1987, IEEE Transactions on Computers.

[11]  Beno Benhabib,et al.  Non-linear pipeline architectures for morphological signal processing , 1990, IEEE International Symposium on Circuits and Systems.

[12]  Frank Y. Shih,et al.  Threshold Decomposition of Gray-Scale Morphology into Binary Morphology , 1989, IEEE Trans. Pattern Anal. Mach. Intell..

[13]  R. Schafer,et al.  Morphological systems for multidimensional signal processing , 1990, Proc. IEEE.