Comparison of heavy ion and proton induced combinatorial and sequential logic error rates in a deep submicron process
暂无分享,去创建一个
M.J. Gadlage | P.H. Eaton | J.M. Benedetto | T.L. Turflinger | P. Eaton | M. Gadlage | T. Turflinger | J. Benedetto
[1] T. Calin,et al. Upset hardened memory design for submicron CMOS technology , 1996 .
[2] P. Dodd,et al. Production and propagation of single-event transients in high-speed digital logic ICs , 2004, IEEE Transactions on Nuclear Science.
[3] M. Baze,et al. Comparison of error rates in combinational and sequential logic , 1997 .
[4] R. Koga,et al. Comparison of heavy ion and proton-induced single event effects (SEE) sensitivities , 2002 .
[5] R.D. Schrimpf,et al. Single event transient pulse widths in digital microcircuits , 2004, IEEE Transactions on Nuclear Science.
[6] K. Avery,et al. Single event transient pulsewidth measurements using a variable temporal latch technique , 2004, IEEE Transactions on Nuclear Science.
[7] P. H. Eaton,et al. SEU and SET Mitigation Techniques for FPGA Circuit and Configuration Bit Storage Design , 2005 .
[8] P. Eaton,et al. Soft error rate mitigation techniques for modern microcircuits , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).
[9] K. Avery,et al. Heavy ion-induced digital single-event transients in deep submicron Processes , 2004, IEEE Transactions on Nuclear Science.
[10] Lloyd W. Massengill,et al. Impact of scaling on soft-error rates in commercial microprocessors , 2002 .
[11] D. J. Fouts,et al. Modeling single-event effects in a complex digital device , 2003 .
[12] E. Blackmore,et al. Issues for single-event proton testing of SRAMs , 2004, IEEE Transactions on Nuclear Science.
[13] Bharat L. Bhuva,et al. Analysis of single-event effects in combinational logic-simulation of the AM2901 bitslice processor , 2000 .