论文信息 - A sensitive technique to enable technology transfer and fab matching in deep sub-micron technologies

A sensitive technique to enable technology transfer and fab matching in deep sub-micron technologies

A sensitive floating-gate integrator technique using single-poly pFET NVM technology has been developed and utilized to enable technology transfer and improved fab matching of logic NVM designs in a standard logic CMOS process. With utilization of our technique, an abnormal parasitic RC relaxation phenomenon observed in a floating gate design was effectively characterized across six foundries and from 0.35 mum to 90 nm logic CMOS technologies. The technique is used as a powerful tool to debug manufacturing issues and to monitor the manufacturability of advanced technologies.

Bin Wang | R. Paulsen

[1] John D. Hyde,et al. A 300-MS/s 14-bit digital-to-analog converter in logic CMOS , 2003, IEEE J. Solid State Circuits.

[2] C. Diorio,et al. Measurement of ultralow gate tunneling currents using floating-gate integrator technique , 2005, IEEE Electron Device Letters.

[3] B. A. Minch,et al. A floating-gate MOS learning array with locally computed weight updates , 1997 .

[4] Xiao-Yu Li,et al. FPGA as Process Monitor-an effective method to characterize poly gate CD variation and its impact on product performance and yield , 2004, IEEE Transactions on Semiconductor Manufacturing.