Impact of interconnect process variations on memory performance and design
暂无分享,去创建一个
[1] Ying Liu,et al. Impact of interconnect variations on the clock skew of a gigahertz microprocessor , 2000, DAC.
[2] T. Sakurai,et al. Approximation of wiring delay in MOSFET LSI , 1983, IEEE Journal of Solid-State Circuits.
[3] S. Ramesh,et al. High-density and high-performance 6T-SRAM for system-on-chip in 130 nm CMOS technology , 2001, 2001 Symposium on VLSI Technology. Digest of Technical Papers (IEEE Cat. No.01 CH37184).
[4] S. Ramesh,et al. Design and use of memory-specific test structures to ensure SRAM yield and manufacturability , 2003, Fourth International Symposium on Quality Electronic Design, 2003. Proceedings..
[5] J.J. Liaw,et al. The design, analysis, and development of highly manufacturable 6-T SRAM bitcells for SoC applications , 2005, IEEE Transactions on Electron Devices.
[6] Ying Liu,et al. Assessment of true worst case circuit performance under interconnect parameter variations , 2001, Proceedings of the IEEE 2001. 2nd International Symposium on Quality Electronic Design.
[7] David Blaauw,et al. Variational delay metrics for interconnect timing analysis , 2004, Proceedings. 41st Design Automation Conference, 2004..
[8] K. J. Kim. A Novel 6.4μm^2 Full-CMOS SRAM Cell with Aspect Ratio of 0.63 in a High-Performance 0.25μm-Generation CMOS Technology , 1998 .