A 5Gb/s NRZ transceiver with adaptive equalization for backplane transmission
暂无分享,去创建一个
The proposed 5Gb/s transceiver has a transmitter with 2-tap pre-emphasis and an adaptive receiver with 1-tap feedforward and 3-tap decision feedback equalization. The quad transceiver occupies 12 mm/sup 2/ in 0.13 /spl mu/m CMOS, consumes 2.1 W from 1.2 V, and has a BER<10/sup -15/ over 4 pairs of 1-meter backplane trace with crosstalk.
[1] Un-Ku Moon,et al. An adaptive PAM-4 5 Gb/s backplane transceiver in 0.25 /spl mu/m CMOS , 2002, Proceedings of the IEEE 2002 Custom Integrated Circuits Conference (Cat. No.02CH37285).
[2] R. Walker. Designing Bang-Bang PLLs for Clock and Data Recovery in Serial Data Transmission Systems , .
[3] Behzad Razavi. Designing BangBang PLLs for Clock and Data Recovery in Serial Data Transmission Systems , 2003 .