From Nets to Circuits and from Circuits to Nets

This chapter reviews the impact of Petri nets in one of the domains in which they have played a predominant role: asynchronous circuits. The author also discusses challenges and topics of interest for the future.

[1]  Wil M. P. van der Aalst,et al.  Process Mining - Discovery, Conformance and Enhancement of Business Processes , 2011 .

[2]  Luciano Lavagno,et al.  Logic Synthesis for Asynchronous Controllers and Interfaces , 2002 .

[3]  E.A. Lee,et al.  Synchronous data flow , 1987, Proceedings of the IEEE.

[4]  Alexandre Yakovlev,et al.  Signal Graphs: From Self-Timed to Timed Ones , 1985, PNPM.

[5]  Raymond R. Devillers,et al.  Synthesis and reengineering of persistent systems , 2014, Acta Informatica.

[6]  Michael Kishinevsky,et al.  Concurrent hardware : the theory and practice of self-timed design , 1993 .

[7]  Alexandre Yakovlev,et al.  Waveform Transition Graphs: A Designer-Friendly Formalism for Asynchronous Behaviours , 2017, 2017 23rd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC).

[8]  Luciano Lavagno,et al.  Petrify: A Tool for Manipulating Concurrent Specifications and Synthesis of Asynchronous Controllers (Special Issue on Asynchronous Circuit and System Design) , 1997 .

[9]  Wolfgang Rosenstiel,et al.  A Petri Net Model for Hardware/Software Codesign , 1999, Des. Autom. Embed. Syst..

[10]  A. Semenov,et al.  Verification of asynchronous circuits using time Petri net unfolding , 1996, 33rd Design Automation Conference Proceedings, 1996.

[11]  Andrzej Ehrenfeucht,et al.  Partial (set) 2-structures , 1990, Acta Informatica.

[12]  C. Petri.  Kommunikation mit Automaten , 1962 .

[13]  Jordi Cortadella,et al.  Specification Mining for Asynchronous Controllers , 2016, 2016 22nd IEEE International Symposium on Asynchronous Circuits and Systems (ASYNC).

[14]  Michel Diaz,et al.  Modeling and Analysis of Communication and Cooperation Protocols Using Petri Net Based Models , 1982, Comput. Networks.

[15]  Tiziano Villa,et al.  Design Automation of Electronic Systems: Past Accomplishments and Challenges Ahead [Scanning the Issue] , 2015, Proc. IEEE.

[16]  Andrzej Ehrenfeucht,et al.  Partial (set) 2-structures , 1990, Acta Informatica.

[17]  Jordi Cortadella,et al.  Verification of timed circuits with symbolic delays , 2004 .

[18]  Alexandre Yakovlev,et al.  Automated Verification of Asynchronous Circuits Using Circuit Petri Nets , 2008, 2008 14th IEEE International Symposium on Asynchronous Circuits and Systems.