Development of 3-D Silicon Module With TSV for System in Packaging
暂无分享,去创建一个
Xiaowu Zhang | V. Kripesh | N. Khan | R. Nagarajan | S. Lim | T.C. Chai | V. Lee | E.B. Liao | V.S. Rao | Ho Soon We | J.H. Lau | Xiaowu Zhang | V. Kripesh | J. Lau | V. S. Rao | E. Liao | N. Khan | T. Chai | H. We | V. Lee | R. Nagarajan | S. Lim
[1] Yuji Yano,et al. Three-dimensional very thin stacked packaging technology for SiP , 2002, 52nd Electronic Components and Technology Conference 2002. (Cat. No.02CH37345).
[2] Seung Wook Yoon,et al. Reliability studies of a through via silicon stacked module for 3D microsystem packaging , 2006, 56th Electronic Components and Technology Conference 2006.
[3] Keith A. Jenkins,et al. Development of next-generation system-on-package (SOP) technology based on silicon carriers with fine-pitch chip interconnection , 2005, IBM J. Res. Dev..
[4] V. Kripesh,et al. High performance embedded RF passive device process integration , 2008, 2008 58th Electronic Components and Technology Conference.
[5] Said F. Al-Sarawi,et al. A Review of 3-D Packaging Technology , 1998 .
[6] Seung Wook Yoon,et al. Development of 3-D Stack Package Using Silicon Interposer for High-Power Application , 2008, IEEE Transactions on Advanced Packaging.
[7] N. Khan,et al. Development of 3D stack package using silicon interposer for high power application , 2006, 56th Electronic Components and Technology Conference 2006.