A hybrid fault injection approach based on simulation and emulation co-operation

This paper presents a new fault injection approach, which is based on a co-operation between a simulator and an emulator. This hybrid approach utilizes the advantages of both simulation-based fault injection as well as physical fault injection to provide a good controllability, observability and also a high speed in the fault injection experiments. To do this, parts of a circuit are simulated while the rest parts of the circuit are emulated. A fault injection tool called FITSEC (Fault Injection Tool based on Simulation and Emulation Cooperation) is developed, which supports the entire process of a system design. This is based on both Verilog and VHDL languages and can be used to inject faults at different levels of abstraction. The experimental results show that this approach can significantly reduce the time needed for executing fault injection campaigns.

[1]  Régis Leveugle,et al.  Multi-level fault injection experiments based on VHDL descriptions: a case study , 2002, Proceedings of the Eighth IEEE International On-Line Testing Workshop (IOLTW 2002).

[2]  Johan Karlsson,et al.  GOOFI: generic object-oriented fault injection tool , 2001, 2001 International Conference on Dependable Systems and Networks.

[3]  Erich Barke,et al.  Real time fault injection using logic emulators , 1998, Proceedings of 1998 Asia and South Pacific Design Automation Conference.

[4]  Ravishankar K. Iyer,et al.  FOCUS: An Experimental Environment for Fault Sensitivity Analysis , 1992, IEEE Trans. Computers.

[5]  Daniel P. Siewiorek,et al.  Effects of transient gate-level faults on program behavior , 1990, [1990] Digest of Papers. Fault-Tolerant Computing: 20th International Symposium.

[6]  Jean Arlat,et al.  Dependability of COTS Microkernel-Based Systems , 2002, IEEE Trans. Computers.

[7]  Jean Arlat,et al.  Fault Injection for Dependability Validation: A Methodology and Some Applications , 1990, IEEE Trans. Software Eng..

[8]  Giovanni Squillero,et al.  New techniques for speeding-up fault-injection campaigns , 2002, Proceedings 2002 Design, Automation and Test in Europe Conference and Exhibition.

[9]  Giovanni De Micheli,et al.  Synthesis and Optimization of Digital Circuits , 1994 .

[10]  Massimo Violante,et al.  Exploiting circuit emulation for fast hardness evaluation , 2001 .

[11]  Shi-Yu Huang,et al.  Fault emulation: A new methodology for fault grading , 1999, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[12]  Cheng-Wen Wu,et al.  Sequential circuit fault simulation using logic emulation , 1998, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[13]  Henrique Madeira,et al.  Xception: A Technique for the Experimental Evaluation of Dependability in Modern Computers , 1998, IEEE Trans. Software Eng..

[14]  Seyed Ghassem Miremadi,et al.  Fast Prototyping with Co-operation of Simulation and Emulation , 2002, FPL.

[15]  Chen-Huan Chiang,et al.  A novel fault injection method for system verification based on FPGA boundary scan architecture , 2002, Proceedings. International Test Conference.

[16]  Daniel P. Siewiorek,et al.  Fault Injection Experiments Using FIAT , 1990, IEEE Trans. Computers.

[17]  Barry W. Johnson,et al.  An integrated design environment for performance and dependability analysis , 1997, DAC.

[18]  Johan Karlsson,et al.  A comparison of simulation based and scan chain implemented fault injection , 1998, Digest of Papers. Twenty-Eighth Annual International Symposium on Fault-Tolerant Computing (Cat. No.98CB36224).

[19]  J.L.A. Hughes,et al.  FPGA architectures for ASIC hardware emulators , 1993, Sixth Annual IEEE International ASIC Conference and Exhibit.

[20]  Barry W. Johnson.  Design & analysis of fault tolerant digital systems , 1988 .

[21]  Pedro J. Gil,et al.  Comparison and application of different VHDL-based fault injection techniques , 2001, Proceedings 2001 IEEE International Symposium on Defect and Fault Tolerance in VLSI Systems.

[22]  Johan Karlsson,et al.  Fault injection into VHDL models: the MEFISTO tool , 1994 .

[23]  Ravishankar K. Iyer,et al.  DEPEND: A Simulation-Based Environment for System Level Dependability Analysis , 1997, IEEE Trans. Computers.

[24]  Jacob A. Abraham,et al.  FERRARI: a tool for the validation of system dependability properties , 1992, [1992] Digest of Papers. FTCS-22: The Twenty-Second International Symposium on Fault-Tolerant Computing.

[25]  Volkmar Sieh,et al.  VERIFY: evaluation of reliability using VHDL-models with embedded fault descriptions , 1997, Proceedings of IEEE 27th International Symposium on Fault Tolerant Computing.

[26]  Henrique Madeira,et al.  RIFLE: A General Purpose Pin-level Fault Injector , 1994, EDCC.

[27]  Johan Karlsson,et al.  Evaluation of error detection schemes using fault injection by heavy-ion radiation , 1989, [1989] The Nineteenth International Symposium on Fault-Tolerant Computing. Digest of Papers.

[28]  Johan Karlsson,et al.  Two software techniques for on-line error detection , 1992, [1992] Digest of Papers. FTCS-22: The Twenty-Second International Symposium on Fault-Tolerant Computing.

[29]  Alfredo Benso,et al.  EXFI: a low-cost fault injection system for embedded microprocessor-based boards , 1998, TODE.

[30]  Ravishankar K. Iyer,et al.  FINE: A Fault Injection and Monitoring Environment for Tracing the UNIX System Behavior under Faults , 1993, IEEE Trans. Software Eng..