A 85-dB dynamic range multibit delta-sigma ADC for ADSL-CO applications in 0.18-μm CMOS

A high-resolution multibit sigma-delta analog-to-digital converter (ADC) implemented in a 0.18-/spl mu/m CMOS technology is introduced. The circuit is targeted for an asymmetrical digital subscriber line (ADSL) central-office (CO) application . An area- and power-efficient realization of a second-order single-loop 3-bit modulator with an oversampling ratio of 96 is presented. The /spl Sigma//spl Delta/ modulator features an 85-dB dynamic range over a 300-kHz signal bandwidth. The measured power consumption of the ADC core is only 15 mW. An innovative biasing circuitry is introduced for the switched-capacitor integrators.

[1]  G. Geelen,et al.  A fast-settling CMOS op amp for SC circuits with 90-dB DC gain , 1990 .

[2]  J. Schoukens,et al.  The interpolated fast Fourier transform: a comparative study , 1991 .

[3]  F. O. Eynde,et al.  A high-speed CMOS comparator with 8-b resolution , 1992 .

[4]  G. Temes.  Delta-sigma data converters , 1994 .

[5]  Terri S. Fiez,et al.  Improved Delta-Sigma DAC Linearity Using Data Weighted Averaging. , 1995 .

[6]  Terri S. Fiez,et al.  Improved /spl Delta//spl Sigma/ DAC linearity using data weighted averaging , 1995, Proceedings of ISCAS'95 - International Symposium on Circuits and Systems.

[7]  Todd L. Brooks,et al.  A cascaded sigma-delta pipeline A/D converter with 1.25 MHz signal bandwidth and 89 dB SNR , 1997 .

[8]  W. Sansen,et al.  A 3.3 V 15-bit delta-sigma ADC with a signal bandwidth of 1.1 MHz for ADSL-applications , 1999, Proceedings of the 24th European Solid-State Circuits Conference.

[9]  R. Schreier,et al.  Mismatch shaping for a current-mode multibit delta-sigma DAC , 1999, IEEE J. Solid State Circuits.

[10]  Joerg Hauptmann,et al.  A 13.5–bit cost optimized multi–bit delta–sigma ADC for ADSL , 1999 .

[11]  P. R. Gray,et al.  A 1.5-V, 10-bit, 14.3-MS/s CMOS pipeline analog-to-digital converter , 1999, IEEE J. Solid State Circuits.

[12]  P.J. Crawley,et al.  A 16-bit 250-kHz delta-sigma modulator and decimation filter , 2000, IEEE Journal of Solid-State Circuits.

[13]  L. Longo,et al.  A 90-dB SNR 2.5-MHz output-rate ADC using cascaded multibit delta-sigma modulation at 8/spl times/ oversampling ratio , 2000, IEEE Journal of Solid-State Circuits.

[14]  W. Sansen,et al.  A high-performance multibit /spl Delta//spl Sigma/ CMOS ADC , 2000, IEEE Journal of Solid-State Circuits.

[15]  P. Pessl,et al.  A four channel integrated voice and ADSL full-rate analog front-end , 2001, Proceedings of the 27th European Solid-State Circuits Conference.

[16]  Andreas Wiesbauer,et al.  Sigma Delta Converters in Wireline Communications , 2002 .