A reusable IP FFT core for DSP applications

In this paper, reusable intellectual property cores for the efficient implementation of digital signal processing (DSP) applications such as wireless LAN are presented. More specifically, a split-radix FFT algorithm implementation architecture, whose applicability for these communication systems has been proven, was designed using reusable VHDL. Four different implementations of the split-radix butterfly element are presented. These different butterfly elements allow tradeoffs between performance, power consumption and hardware complexity. Finally, for demonstration purpose, comparison results of split-radix and radix-4 implementations on Virtex and Virtex-II devices are also presented.

[1]  Alan V. Oppenheim,et al.  Discrete-Time Signal Pro-cessing , 1989 .

[2]  P. Duhamel,et al.  `Split radix' FFT algorithm , 1984 .

[3]  Karl-Dirk Kammeyer,et al.  Quantization and its Effects on OFDM Concepts for Wireless Indoor Applications , 1999 .

[4]  Massoud Pedram,et al.  Low power design methodologies , 1996 .

[5]  T. Sansaloni,et al.  FPGA-based radix-4 butterflies for HIPERLAN/2 , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[6]  Pierre Bricaud,et al.  Reuse methodology manual for system-on-chip designs , 1998 .

[7]  C. Sidney Burrus,et al.  On computing the split-radix FFT , 1986, IEEE Trans. Acoust. Speech Signal Process..

[8]  Myung Hoon Sunwoo,et al.  A high-speed FFT processor for OFDM systems , 2002, 2002 IEEE International Symposium on Circuits and Systems. Proceedings (Cat. No.02CH37353).

[9]  Z. Ali.  A High-Speed FFT Processor , 1978, IEEE Trans. Commun..

[10]  Behrooz Parhami,et al.  Computer arithmetic - algorithms and hardware designs , 1999 .