Network flow-based power optimization under timing constraints in MSV-driven floorplanning
暂无分享,去创建一个
[1] Yici Cai,et al. Power driven placement with layout aware supply voltage assignment for voltage island generation in dual-Vdd designs , 2006, Asia and South Pacific Conference on Design Automation, 2006..
[2] H. Murata,et al. Rectangle-packing-based module placement , 1995, Proceedings of IEEE International Conference on Computer Aided Design (ICCAD).
[3] Andrew V. Goldberg,et al. An efficient implementation of a scaling minimum-cost flow algorithm , 1993, IPCO.
[4] Martin D. F. Wong,et al. FAST-SP: a fast algorithm for block placement based on sequence pair , 2001, ASP-DAC '01.
[5] Wai-Kei Mak,et al. Voltage Island Generation under Performance Requirement for SoC Designs , 2007, 2007 Asia and South Pacific Design Automation Conference.
[6] Evangeline F. Y. Young,et al. Voltage island-driven floorplanning , 2007, ICCAD 2007.
[7] I-Min Liu,et al. Timing-constrained and voltage-island-aware voltage assignment , 2006, 2006 43rd ACM/IEEE Design Automation Conference.
[8] Evangeline F. Y. Young,et al. Post-placement voltage island generation , 2006, ICCAD.
[9] I-Min Liu,et al. Post-placement voltage island generation under performance requirement , 2005, ICCAD-2005. IEEE/ACM International Conference on Computer-Aided Design, 2005..
[10] David K. Smith. Network Flows: Theory, Algorithms, and Applications , 1994 .
[11] Radu Marculescu,et al. Architecting voltage islands in core-based system-on-a-chip designs , 2004, Proceedings of the 2004 International Symposium on Low Power Electronics and Design (IEEE Cat. No.04TH8758).
[12] Dorit S. Hochbaum,et al. Solving the Convex Cost Integer Dual Network Flow Problem , 1999, Manag. Sci..
[13] Yao-Wen Chang,et al. An ILP algorithm for post-floorplanning voltage-island generation considering power-network planning , 2007, ICCAD 2007.
[14] John M. Cohn,et al. Managing power and performance for System-on-Chip designs using Voltage Islands , 2002, ICCAD 2002.
[15] Mark Horowitz,et al. Clustered voltage scaling technique for low-power design , 1995, ISLPED '95.
[16] V G Andrew,et al. AN EFFICIENT IMPLEMENTATION OF A SCALING MINIMUM-COST FLOW ALGORITHM , 1997 .
[17] Andrew V. Goldberg,et al. Solving minimum-cost flow problems by successive approximation , 1987, STOC.
[18] Narayanan Vijaykrishnan,et al. Temperature-aware voltage islands architecting in system-on-chip design , 2005, 2005 International Conference on Computer Design.
[19] Yao-Wen Chang,et al. Voltage island aware floorplanning for power and timing optimization , 2006, ICCAD.