Access-Time Minimization for the IJTAG Network Using Data Broadcast and Hardware Parallelism

The IEEE Std. 1687 facilitates flexible access to on-chip instruments through the JTAG test-access port. This flexibility enables the minimization of the overall access time (OAT), and a number of techniques have been proposed in the literature to achieve this goal. However, the OAT is still high for instruments that require a large amount of test data if this data is shifted through the scan chain serially. In order to further reduce the OAT, we present an efficient test-scheduling method that exploits broadcast and hardware parallelism for instrument access. A broadcast scheduling method is synergistically combined with three parallel IJTAG designs. We show that under different cost criteria, we can select the most efficient parallel IJTAG design such that the equivalent access time (EAT) is minimized. In addition, an interconnect fabric design and an integer-linear-programming method is used to balance the lengths of multiple scan chains. Two industry chip designs and three IJTAG benchmarks are used to evaluate the effectiveness of the proposed method.

[1]  Golnaz Asani,et al.  Test Scheduling in an IEEE P1687 Environment with Resource and Power Constraints , 2011, 2011 Asian Test Symposium.

[2]  Matteo Sonza Reorda,et al.  A suite of IEEE 1687 benchmark networks , 2016, 2016 IEEE International Test Conference (ITC).

[3]  Farrokh Ghani Zadegan,et al.  Design, Verification, and Application of IEEE 1687 , 2014, 2014 IEEE 23rd Asian Test Symposium.

[4]  Ramesh Karri,et al.  Programmable Daisychaining of Microelectrodes for IP Protection in MEDA Biochips , 2019, 2019 IEEE International Test Conference (ITC).

[5]  Israel A. Wagner,et al.  An efficient implementation of D-Flip-Flop using the GDI technique , 2004, 2004 IEEE International Symposium on Circuits and Systems (IEEE Cat. No.04CH37512).

[6]  Guoliang Li,et al.  Access-Time Minimization in the IEEE 1687 Network Using Broadcast and Hardware Parallelism , 2018, 2018 IEEE International Test Conference (ITC).

[7]  Farrokh Ghani Zadegan,et al.  Design automation for IEEE P1687 , 2011, 2011 Design, Automation & Test in Europe.

[8]  Santanu Chattopadhyay,et al.  Optimization of the IEEE 1687 access network for hybrid access schedules , 2016, 2016 IEEE 34th VLSI Test Symposium (VTS).

[9]  Fangming Ye,et al.  Board-Level Functional Fault Identification using Streaming Data , 2019, 2019 IEEE 37th VLSI Test Symposium (VTS).

[10]  Ramesh Karri,et al.  Execution of provably secure assays on MEDA biochips to thwart attacks , 2019, ASP-DAC.

[11]  Valeria Bertacco,et al.  GCS: High-performance gate-level simulation with GPGPUs , 2009, 2009 Design, Automation & Test in Europe Conference & Exhibition.

[12]  Jeff Rearick,et al.  A Case Study of Using IEEE P1687 (IJTAG) for High-Speed Serial I/O Characterization and Testing , 2006, 2006 IEEE International Test Conference.

[13]  Farrokh Ghani Zadegan,et al.  Access time minimization in IEEE 1687 networks , 2015, 2015 IEEE International Test Conference (ITC).

[14]  Hans-Joachim Wunderlich,et al.  Scan pattern retargeting and merging with reduced access time , 2013, 2013 18th IEEE European Test Symposium (ETS).

[15]  Hans-Joachim Wunderlich,et al.  Modeling, verification and pattern generation for reconfigurable scan networks , 2012, 2012 IEEE International Test Conference.

[16]  Burnell G. West,et al.  500 MHz testing on a 100 MHz tester , 1994, Proceedings., International Test Conference.

[17]  Jincheng Wang,et al.  The test cost reduction benefits of combining a hierarchical DFT methodology with EDT channel sharing — A case study , 2018, 2018 13th International Conference on Design & Technology of Integrated Systems In Nanoscale Era (DTIS).

[18]  Krishnendu Chakrabarty,et al.  Knowledge Transfer in Board-Level Functional Fault Identification using Domain Adaptation , 2019, 2019 IEEE International Test Conference (ITC).

[19]  Farrokh Ghani Zadegan,et al.  Test Time Analysis for IEEE P1687 , 2010, 2010 19th IEEE Asian Test Symposium.

[20]  Shi Jin,et al.  Data-Driven Resiliency Solutions for Boards and Systems , 2018, 2018 31st International Conference on VLSI Design and 2018 17th International Conference on Embedded Systems (VLSID).

[21]  Guoliang Li,et al.  Broadcast-based minimization of the overall access time for the IEEE 1687 network , 2018, 2018 IEEE 36th VLSI Test Symposium (VTS).

[22]  Shi Jin,et al.  Efficient Board-Level Functional Fault Diagnosis With Missing Syndromes , 2016, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems.

[23]  Hao Chen,et al.  Test Cost Reduction Methodology for InFO Wafer-Level Chip-Scale Package , 2017, IEEE Design & Test.

[24]  Alfred L. Crouch,et al.  Increasing IJTAG bandwidth and managing security through parallel locking-SIBs , 2017, 2017 IEEE International Test Conference (ITC).