Multiphase Interleaving Buck Converter with Input-Output Bypass Capacitor

As the number of transistors in microprocessors increases per Moore’s Law their power requirement increases accordingly. This poses design challenges for their power supply module especially when microprocessors operate at sub voltage range. This paper presents a new multiphase topology that addresses these challenges. Laboratory tests on a hardware prototype of the topology shows improved performance compared to a commercially available power supply module.

[1]  R. Miftakhutdinov Optimal design of interleaved synchronous buck converter at high slew-rate load current transients , 2001, 2001 IEEE 32nd Annual Power Electronics Specialists Conference (IEEE Cat. No.01CH37230).

[2]  Dodi Garinto,et al.  A Novel Multiphase Multi-Interleaving Buck Converters for Future Microprocessors , 2006, 2006 12th International Power Electronics and Motion Control Conference.

[3]  Milan M. Jovanovic,et al.  Design considerations for 12-V/1.5-V, 50-A voltage regulator modules , 2000, APEC 2000. Fifteenth Annual IEEE Applied Power Electronics Conference and Exposition (Cat. No.00CH37058).

[4]  F. C. Lee,et al.  A high power density, high efficiency and fast transient voltage regulator module with a novel current sensing and current sharing technique , 1999, APEC '99. Fourteenth Annual Applied Power Electronics Conference and Exposition. 1999 Conference Proceedings (Cat. No.99CH36285).

[5]  Peng Xu,et al.  Investigation of candidate VRM topologies for future microprocessors , 2000 .