Hazard-free edge-triggered D flipflop based on threshold gates

A new realisation of an edge triggered static D flipflop (DFF) is presented. The novelty and potential of the proposed circuit lie in both the use of an architecture based on threshold gates and an efficient physical implementation of these gates.