Increased CMOS IC stuck-at fault coverage with reduced I/sub DDQ/ test sets

The authors discuss the significant improvements that were achieved when a conventional ATPG (automatic test pattern generation) algorithm was modified to generate test sets suitable for I/sub DDQ/ testing. These improvements include increased SAF (stuck-at-fault) coverage, reduced vector set sizes, coverage of logically redundant SAFs and multiple SAFs, increased coverage of CMOS IC non-SAF defects, and reduced CPU cost for ATPG and fault simulation. This reduction in computational complexity for I/sub DDQ /based ATPG enables test generation for much larger circuits than previously possible. Additionally untestable faults can be further categorized to identify SAFs that are truly 'don't-care faults,' thereby offering a more realistic assessment of actual fault coverage.<<ETX>>

[1]  Wojciech Maly,et al.  Test generation for current testing , 1989, [1989] Proceedings of the 1st European Test Conference.

[2]  John J. Zasio,et al.  Non Stuck Fault Testing of CMOS VLSI , 1985, COMPCON.

[3]  Yashwant K. Malaiya,et al.  A New Fault Model and Testing Technique for CMOS Devices , 1982, International Test Conference.

[4]  Edward J. McCluskey,et al.  An Analysis of the Multiple Fault Detection Capabilities of Single Stuck-at Fault Test Sets , 1984, ITC.

[5]  John M. Acken.  Testing for Bridging Faults (Shorts) in CMOS Circuits , 1983, 20th Design Automation Conference Proceedings.

[6]  S. Davidson,et al.  Sequential Circuit Test Generator (STG) benchmark results , 1989, IEEE International Symposium on Circuits and Systems,.

[7]  H. T. Nagle,et al.  Fundamentals of testability-a tutorial , 1989 .

[8]  R. Keith Treece,et al.  CMOS IC stuck-open-fault electrical effects and design considerations , 1989, Proceedings. 'Meeting the Tests of Time'., International Test Conference.

[9]  David Bryan,et al.  Combinational profiles of sequential benchmark circuits , 1989, IEEE International Symposium on Circuits and Systems,.

[10]  John Paul Shen,et al.  A CMOS fault extractor for inductive fault analysis , 1988, IEEE Trans. Comput. Aided Des. Integr. Circuits Syst..

[11]  Charles F. Hawkins,et al.  Quiescent power supply current measurement for CMOS IC defect detection , 1989 .

[12]  Mark W. Levi,et al.  CMOS Is Most Testable , 1981, International Test Conference.

[13]  Silvano Gai,et al.  A complexity analysis of sequential ATPG , 1989, IEEE International Symposium on Circuits and Systems,.

[14]  J. M. Soden,et al.  Electrical properties and detection methods for CMOS IC defects , 1989, [1989] Proceedings of the 1st European Test Conference.

[15]  Wu-Tung Cheng,et al.  Differential fault simulation for sequential circuits , 1990, J. Electron. Test..

[16]  J. Paul Roth,et al.  Diagnosis of automata failures: a calculus and a method , 1966 .