An overview of microvia technology

There are many advantages of microvia: it requires a much smaller pad, which saves the board size and weight; with microvia, more chips can be placed in less space or a smaller PCB, which results in a low cost; and with microvia, electrical performance improves due to a shorter pathway. Basically, there are five major processes for microvia formation: NC drilling; laser via fabrication including CO2 laser, YAG laser, and excimer; photo‐defined vias, wet or dry; etch via fabrications including chemical (wet) etching and plasma (dry) etching; and conductive ink formed vias, wet or dry. This paper will discuss the materials and processes of these five major microvia formation methods. At the end, eight key manufacturers from Japan will be briefly illustrated for their research status and current capability of producing smallest microvia.

[1]  Larry W. Burgess,et al.  Optimizing BGA to PCB interconnections using multi‐depth laser drilled blind vias‐in‐pad , 1999 .

[2]  John H. Lau,et al.  Elastic, elastic‐plastic and creep analyses of wafer level chip scale package solder joints on microvia build‐up printed circuit boards , 2001 .

[3]  John H. Lau,et al.  Reliability of wafer level chip scale package (WLCSP) with 96.5Sn-3.5Ag lead-free solder joints on build-up microvia printed circuit board , 2000, International Symposium on Electronic Materials and Packaging (EMAP2000) (Cat. No.00EX458).

[4]  John H. Lau,et al.  Analysis and comparison of WLCSP‐on‐build‐up PCB assemblies with various solders and microvia configurations , 2002 .

[5]  Kazuhito Kobayashi,et al.  PWB using mechanically pre-drilled metal Clad film for IVH and build-up PWB with laser via hole for semiconductor package substrate , 1998 .

[6]  Rao Tummala,et al.  Reliability assessment of microvias in HDI printed circuit boards , 2001, 2001 Proceedings. 51st Electronic Components and Technology Conference (Cat. No.01CH37220).

[7]  J. Pinkola,et al.  Recent advancements in MCM-L imaging and via generation by laser direct writing , 1998, 1998 Proceedings. 48th Electronic Components and Technology Conference (Cat. No.98CH36206).

[8]  Rao Tummala,et al.  Ultra-HDI with low cost photo-imageable polymers , 2001, Proceedings International Symposium on Advanced Packaging Materials Processes, Properties and Interfaces (IEEE Cat. No.01TH8562).

[9]  Mark D. Owen,et al.  Laser drilling of blind holes in FR4/glass , 1998 .

[10]  John H. Lau,et al.  Effects of build-up printed circuit board thickness on the solder joint reliability of a wafer level chip scale package (WLCSP) , 2000, International Symposium on Electronic Materials and Packaging (EMAP2000) (Cat. No.00EX458).

[11]  John H. Lau,et al.  Effects of microvia build-up layers on the solder joint reliability of a wafer level chip scale package (WLCSP) , 2001, 2001 Proceedings. 51st Electronic Components and Technology Conference (Cat. No.01CH37220).

[12]  S. A. Padlewski,et al.  Epoxy-based aqueous-processable photodielectric dry film and conductive ViaPlug for PCB build-up and IC packaging , 1999 .

[13]  Li Li,et al.  Technical evaluation of a near chip scale size flip chip/plastic ball grid array package , 1998, 1998 Proceedings. 48th Electronic Components and Technology Conference (Cat. No.98CH36206).

[14]  T. G. Tessier,et al.  Casting Light on Recent Advancements in Laser Based MCM-L Processing , 1996 .

[15]  J. Pinkola,et al.  Application of laser engraving for the fabrication of fine resolution printed wiring laminates for MCM-Ls , 1997, 1997 Proceedings 47th Electronic Components and Technology Conference.

[16]  D. B. Noddin,et al.  Solid state UV-laser technology for the manufacture of high performance organic modules , 1998, 1998 Proceedings. 48th Electronic Components and Technology Conference (Cat. No.98CH36206).

[17]  Y. Yoneda,et al.  Highly accelerated stress test and reliability analysis for build-up circuits , 1998 .

[18]  S. Raman,et al.  Laser (UV) microvia application in cellular technology , 2000 .

[19]  K. Segawa.  Build-up PWB with laser-processed via holes VIL , 1998 .

[20]  R. Enomoto,et al.  High density MLB using additive and build-up process , 1998 .

[21]  Y. Fukuoka,et al.  New high Density Substrates with buried bump interconnection technology (B2it ) : Design features of electrical and thermal performance with the actual applications , 1998 .

[22]  William George Petefish,et al.  High density organic flip chip package substrate technology , 1998, 1998 Proceedings. 48th Electronic Components and Technology Conference (Cat. No.98CH36206).

[23]  Seiichi Nakatani,et al.  Performance of any layer IVH structure multi-layered printed wiring board , 1995, Proceedings of 1995 Japan International Electronic Manufacturing Technology Symposium.

[24]  Toru Ishida,et al.  Packaging properties of ALIVH-CSP using SBB flip-chip bonding technology , 1999 .

[25]  R. Maniwa.  Finer micro-via PWB by laser and additive process , 1998 .