Bio-inspired devices, circuits and systems

Despite their enormous computational powers, digital computers today are inferior to humans in such tasks, like seeing events happening in front, perceiving and recognizing them by intuition and association, and making a decision to take an immediate action. It is very unlikely that computers will become intelligent as humans in this sense by just increasing the number of transistors on CPU chips. How can we approach this problem by learning from biological systems of their computing principles? This is the main theme of this article. We are aiming to develop a new-paradigm computing system most suited to such human-like intelligent information processing by best utilizing the state-of-the-art silicon technology. For this end, we have developed a series of VLSI chips dedicated to specific brain-mimicking processing using digital, analog as well as mixed-signal circuit technologies. There is an opportunity of even using exotic current-voltage characteristics of nano functional devices directly in such computation. In this paper, we will also discuss how we can circumvent the serious issue of the nanoscale integration, i.e., the variability problem of device characteristics that is inherent in nanoscale devices.

[1]  Tadashi Shibata,et al.  A Mixed-Signal VLSI for Real-Time Generation of Edge-Based Image Vectors , 2003, NIPS.

[2]  Takayasu Sakurai.  Perspectives of Power-Aware Electronics (Plenary Talk, Invited) , 2003 .

[3]  D. Hubel,et al.  Receptive fields of single neurones in the cat's striate cortex , 1959, The Journal of physiology.

[4]  T. Nakamura,et al.  A ferroelectric associative memory technology employing heterogate FGMOS structure , 2005, IEEE Transactions on Electron Devices.

[5]  Tadashi Shibata,et al.  A Vlsi-Implementation-Friendly EGO-Motion Detection Algorithm Based on Edge-Histogram Matching , 2006, 2006 IEEE International Conference on Acoustics Speech and Signal Processing Proceedings.

[6]  M. Ogawa,et al.  NMOS-based gaussian-element-matching analog associative memory , 2001, Proceedings of the 27th European Solid-State Circuits Conference.

[7]  Tadashi Shibata,et al.  A real-time image feature vector generator employing functional cache memory for edge flags , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[8]  S. Saini,et al.  Suppression of random dopant-induced threshold voltage fluctuations in sub-0.1-/spl mu/m MOSFET's with epitaxial and /spl delta/-doped channels , 1999 .

[9]  Masakazu Yagi,et al.  Automated cephalometry: system performance reliability using landmark-dependent criteria. , 2009, The Angle orthodontist.

[10]  T. Shibata,et al.  A general-purpose vector-quantization processor employing two-dimensional bit-propagating winner-take-all , 2002, 2002 Symposium on VLSI Circuits. Digest of Technical Papers (Cat. No.02CH37302).

[11]  Tadashi Shibata,et al.  A single-motion-vector/cycle-generation optical flow processor employing directional-edge histogram matching , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[12]  T. Hiramoto,et al.  Room-temperature demonstration of integrated silicon single-electron transistor circuits for current switching and analog pattern matching , 2004, IEDM Technical Digest. IEEE International Electron Devices Meeting, 2004..

[13]  M. Ogawa,et al.  Right-Brain/Left-Brain Integrated Associative Processor Employing Convertible Multiple-Instruction-Stream Multiple-Data-Stream Elements , 2005 .

[14]  T. Shibata,et al.  Hardware Architecture for Pseudo-Two-Dimensional Hidden-Markov-Model-Based Face Recognition Systems Employing Laplace Distribution Functions , 2007 .

[15]  Tadashi Shibata,et al.  Multiple-clue face detection algorithm using edge-based feature vectors , 2004, 2004 IEEE International Conference on Acoustics, Speech, and Signal Processing.

[16]  T. Fukai,et al.  Understanding Random Threshold Voltage Fluctuation by Comparing Multiple Fabs and Technologies , 2007, 2007 IEEE International Electron Devices Meeting.

[17]  T. Shibata,et al.  A real-time image-feature-extraction and vector-generation VLSI employing arrayed-shift-register architecture , 2005, Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005..

[18]  Tadashi Shibata,et al.  An Analog Visual Pre-Processing Processor Employing Cyclic Line Access in Only-Nearest-Neighbor-Interconnects Architecture , 2005, NIPS.

[19]  Tadashi Shibata,et al.  A Pixel-Parallel Self-Similitude Processing for Multiple-Resolution Edge-Filtering Analog Image Sensors , 2009, IEEE Transactions on Circuits and Systems I: Regular Papers.

[20]  Tadashi Shibata,et al.  Block-matching-based CMOS optical flow sensor using only-nearest-neighbor computation , 2009, 2009 IEEE International Symposium on Circuits and Systems.

[21]  Kiyoto Ito,et al.  A High-Performance Ramp-Voltage-Scan Winner-Take-All Circuit in an Open Loop Architecture , 2002 .

[22]  Makoto Nagata,et al.  A concept of analog-digital merged circuit architecture for future VLSI's , 1996 .

[23]  P. Stolk,et al.  Modeling statistical dopant fluctuations in MOS transistors , 1998 .

[24]  T. Ohmi,et al.  Neural microelectronics , 1997, International Electron Devices Meeting. IEDM Technical Digest.

[25]  A. Toriumi,et al.  Experimental study of threshold voltage fluctuation due to statistical variation of channel dopant number in MOSFET's , 1994 .

[26]  Tadashi Shibata,et al.  Analog Soft-Pattern-Matching Classifier using Floating-Gate MOS Technology , 2001, NIPS.

[27]  Tadashi Shibata,et al.  An image representation algorithm compatible with neural-associative-processor-based hardware recognition systems , 2003, IEEE Trans. Neural Networks.

[28]  Chung Len Lee,et al.  Bit-sliced median filter design based on majority gate , 1992 .

[29]  T. Shibata,et al.  A high-speed median filter VLSI using floating-gate-MOS-based low-power majority voting circuits , 2005, Proceedings of the 31st European Solid-State Circuits Conference, 2005. ESSCIRC 2005..

[30]  Tadashi Shibata,et al.  Spatiotemporal projection of motion field sequence for generating feature vectors in gesture perception , 2008, 2008 IEEE International Symposium on Circuits and Systems.

[31]  Tadashi Shibata,et al.  A time-domain gradient-detection architecture for VLSI analog motion sensors , 2006, 2006 IEEE International Symposium on Circuits and Systems.

[32]  Tadashi Shibata,et al.  Block-matching-based motion field generation utilizing directional edge displacement , 2010, Comput. Electr. Eng..

[33]  Gordon E. Moore,et al.  Progress in digital integrated electronics , 1975 .