Variation-resilient quantifiable plasma process induced damage monitoring

Abstract Many wafer manufacturing processes use plasma or other charge-based effects. The resulting currents can damage or destroy MOS gate oxides of transistors in products. This plasma induced damage (PID) can be in form of a reduction of the required lifetime of the devices, which can result in systematic early product failures in the field. PID damage and the resulting reliability reduction can be invisible in zero hour parameter and product tests, which can make it particularly dangerous. Products have to be made robust against PID by antenna design rules determined during technology development and verified in qualification measurements. To prevent early product fails due to unnoticed process excursions, fast wafer level reliability (fWLR) monitoring on the fully processed product wafer is required. The performance of PID fWLR on suitable test structures and the application of the fast diagnostic stresses will be presented. Details on options for data analysis for fast, sensitive and precise process excursion detection will be discussed based on a set of productive fWLR data following this methodology where false alarms are prevented. For some excursions detected by the fast diagnostic stresses the effect on the device lifetimes will be analysed with long term MOS device stresses. The physical reason for this will be discussed in a simple model of the devices' band structures.

[1]  Andreas Martin,et al.  Plasma process induced damage detection by fast wafer level reliability monitoring for automotive applications , 2016, Microelectron. Reliab..

[2]  Koji Eriguchi,et al.  Impacts of plasma process-induced damage on MOSFET parameter variability and reliability , 2015, Microelectron. Reliab..

[3]  Metal-oxide-semiconductor diodes containing C60 fullerenes for non-volatile memory applications , 2013 .

[4]  Tibor Grasser,et al.  Identification of oxide defects in semiconductor devices: A systematic approach linking DFT to rate equations and experimental evidence , 2018, Microelectron. Reliab..

[5]  A. Martin,et al.  Fast Wafer Level Reliability Monitoring: Quantification of Plasma-Induced Damage Detected on Productive Hardware , 2009, IEEE Transactions on Device and Materials Reliability.

[6]  Ming-Yi Wang,et al.  A CDM-like damage mechanism for multiple power domains fabricated with Deep N-well processes , 2017, 2017 IEEE International Reliability Physics Symposium (IRPS).

[7]  C. Schlunder,et al.  On the impact of the layout of MOSFET test-structures on NBTI-, PBTI- and HCS-lifetime due to PID , 2012, 2012 IEEE International Integrated Reliability Workshop Final Report.

[8]  R.-P. Vollertsen,et al.  Fast wafer level reliability monitoring as a tool to achieve automotive quality for a wafer process , 2016, Microelectron. Reliab..

[9]  Terence B. Hook,et al.  Plasma process-induced damage on thick (6.8 nm) and thin (3.5 nm) gate oxide: parametric shifts, hot-carrier response, and dielectric integrity degradation , 2001, Microelectron. Reliab..

[10]  T. P. Chu,et al.  Fast WLR assessment pulsed test optimizations for decisive DOE analysis base on correlation studies with extensive reliability characterization , 2017, 2017 IEEE 24th International Symposium on the Physical and Failure Analysis of Integrated Circuits (IPFA).

[11]  Tiao-Yuan Huang,et al.  A Comprehensive Model for Plasma Damage Enhanced Transistor Reliability Degradation , 2007, 2007 IEEE International Reliability Physics Symposium Proceedings. 45th Annual.

[12]  John Keane,et al.  A test circuit based on a ring oscillator array for statistical characterization of Plasma-Induced Damage , 2014, Proceedings of the IEEE 2014 Custom Integrated Circuits Conference.

[13]  W. Lukaszek,et al.  Use of EEPROM-based sensors in investigating physical mechanisms responsible for charging damage , 2002, 2002 IEEE International Reliability Physics Symposium. Proceedings. 40th Annual (Cat. No.02CH37320).