Total-dose-induced edge effect in SOI NMOS transistors with different layouts

The total-dose-induced edge effect in SOI NMOS transistors with different layouts is presented. Experimental results show that the edge effect is very sensitive to their layouts. Among the transistors hardened by design, the H-gate and ringed-source transistors do not behave as expected. At high radiation doses, the edge leakage currents appear for both transistors. Compared to the unhardened two-edged transistor, their total-dose-induced edge leakage paths and the role of layouts on edge effect are discussed.

[1]  P. Dodd,et al.  Radiation effects in SOI technologies , 2003 .

[2]  He Wei,et al.  Practical considerations in the design of SRAM cells on SOI , 2008 .

[3]  G. Cervelli,et al.  Radiation-induced edge effects in deep submicron CMOS transistors , 2005, IEEE Transactions on Nuclear Science.

[4]  Federico Faccio,et al.  Radiation tolerant VLSI circuits in standard deep submicron CMOS technologies for the LHC experiments: practical design aspects , 1999 .

[5]  J. L. Pelloie,et al.  Two-dimensional simulation of total dose effects on NMOSFET with lateral parasitic transistor , 1996 .

[6]  H. Hughes,et al.  Radiation effects and hardening of MOS technology: devices and circuits , 2003 .

[7]  J. L. Pelloie,et al.  Total dose effects on a fully-depleted SOI NMOSFET and its lateral parasitic transistor , 1997 .

[8]  O. Flament,et al.  Analysis of total dose tolerance of LOCOS isolated MOSFET by 2-D self-consistent simulations , 2002 .

[9]  A.L. Wilson,et al.  A new total-dose-induced parasitic effect in enclosed-geometry transistors , 2005, IEEE Transactions on Nuclear Science.

[10]  Cor Claeys,et al.  Impact on the back gate degradation in partially depleted SOI n-MOSFETs by 2-MeV electron irradiation , 2006, Microelectron. Reliab..

[11]  Liu Jie,et al.  A Novel Back-Gate Kink Effect in SOI MOSFETs During Ionizing Irradiation , 2007 .

[12]  Eddy Simoen,et al.  Total ionizing dose damage in deep submicron partially depleted SOI MOSFETs induced by proton irradiation , 2004 .

[13]  H. Barnaby,et al.  Two-dimensional methodology for modeling radiation-induced off-state leakage in CMOS technologies , 2005, IEEE Transactions on Nuclear Science.

[14]  R. Koga,et al.  Application of hardness-by-design methodology to radiation-tolerant ASIC technologies , 2000 .

[15]  J. V. Osborn,et al.  Total dose hardness of three commercial CMOS microelectronics foundries , 1997 .

[16]  S. Parke,et al.  Comparison of existing & proposed SOI MOSFET device structures for minimizing total dose radiation damage , 2004, 2004 IEEE Aerospace Conference Proceedings (IEEE Cat. No.04TH8720).

[17]  Nathan Nowlin,et al.  A TOTAL-DOSE HARDENING-BY-DESIGN APPROACH FOR HIGH-SPEED MIXED-SIGNAL CMOS INTEGRATED CIRCUITS , 2004 .